找货询价

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

QQ咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

技术支持

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

售后咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

XTR300AIRGWTG4

型号:

XTR300AIRGWTG4

描述:

工业模拟电流/电压输出驱动器[ Industrial Analog Current/Voltage OUTPUT DRIVER ]

品牌:

TI[ TEXAS INSTRUMENTS ]

页数:

38 页

PDF大小:

1293 K

XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
Industrial Analog Current/Voltage  
OUTPUT DRIVER  
Check for Samples: XTR300  
1
FEATURES  
APPLICATIONS  
2
USER-SELECTABLE: Voltage or Current  
Output  
+40V SUPPLY VOLTAGE  
VOUT: ±10V (up to ±17.5V at ±20V supply)  
IOUT: ±20mA (linear up to ±24mA)  
SHORT- OR OPEN-CIRCUIT FAULT  
INDICATOR PIN  
PLC OUTPUT PROGRAMMABLE DRIVER  
INDUSTRIAL CROSS-CONNECTORS  
INDUSTRIAL HIGH-VOLTAGE I/O  
3-WIRE-SENSOR CURRENT OR VOLTAGE  
OUTPUT  
±10V 2- AND 4-WIRE VOLTAGE OUTPUT  
U.S. Patent Nos. 7,427,898, 7,425,848, and  
7,449,873  
Other Patents Pending  
space  
space  
NO CURRENT SHUNT REQUIRED  
OUTPUT DISABLE FOR SINGLE INPUT MODE  
THERMAL PROTECTION  
OVERCURRENT PROTECTION  
SEPARATE DRIVER AND RECEIVER  
CHANNELS  
DESCRIPTION  
The XTR300 is a complete output driver for industrial  
and process control applications. The output can be  
configured as current or voltage by the digital I/V  
select pin. No external shunt resistor is required. Only  
DESIGNED FOR TESTABILITY  
CC  
external gain-setting resistors and  
compensation capacitor are required.  
a
loop  
V-  
XTR300 V+  
The separate driver and receiver channels provide  
flexibility. The Instrumentation Amplifier (IA) can be  
used for remote voltage sense or as a high-voltage,  
high-impedance measurement channel. In voltage  
output mode, a copy of the output current is provided,  
allowing calculation of load resistance.  
Current Copy  
IMON  
RIMON  
ICOPY  
1kW  
IDRV  
Input Signal  
VIN  
DRV  
IAIN+  
OPA  
(Optional)  
SET  
The digital output selection capability, together with  
the error flags and monitor pins, make remote  
configuration and troubleshooting possible. Fault  
conditions on the output and on the IA input as well  
as over-temperature conditions are indicated by the  
error flags. The monitoring pins provide continuous  
feedback about load power or impedance. For  
additional protection, the maximum output current is  
limited and thermal protection is provided.  
ROS  
RSET  
IIA  
RG1  
RG2  
RGAIN  
Load  
IA  
GND1  
VREF  
IAIN-  
IAOUT  
GND2  
EFCM  
EFLD  
EFOT  
RIA  
OD  
M1  
M2  
1kW  
Digital  
Control  
Error  
Flags  
GND3  
DGND  
The XTR300 is specified over the 40°C to +85°C  
industrial temperature range and for supply voltages  
up to 40V.  
Figure 1. XTR300 Basic Diagram  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
All trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 20052011, Texas Instruments Incorporated  
 
 
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with  
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.  
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more  
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.  
ORDERING INFORMATION(1)  
PACKAGE  
PRODUCT  
PACKAGE-LEAD  
DESIGNATOR  
PACKAGE MARKING  
XTR300  
QFN-20 (5mm x 5mm)  
RGW  
XTR300  
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the  
device product folder at www.ti.com.  
ABSOLUTE MAXIMUM RATINGS(1)  
Over operating free-air temperature range (unless otherwise noted).  
XTR300  
UNIT  
Supply Voltage, VVSP  
Signal Input Terminals:  
Voltage(2)  
+44  
V
(V) 0.5 to (V+) + 0.5  
V
Current(2)  
±25  
±25  
mA  
mA  
DGND  
Output Short-Circuit(3)  
Operating Temperature  
Storage Temperature  
Junction Temperature  
Electrostatic Discharge Ratings:  
Human Body Model (HBM)  
Charged Device Model (CDM)  
Continuous  
55 to +125  
55 to +125  
+150  
°C  
°C  
°C  
2000  
1000  
V
V
(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may  
degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond  
those specified is not supported.  
(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails must  
be current limited. DRV pin allows a peak current of 50mA. See the Output Protection section in Applications Information.  
(3) See the Driver Output Disable section in Applications Information for thermal protection.  
2
Copyright © 20052011, Texas Instruments Incorporated  
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
ELECTRICAL CHARACTERISTICS: VOLTAGE OUTPUT MODE  
Boldface limits apply over the specified temperature range: TA = 40°C to +85°C.  
All specifications at TA = +25°C, VS = ±20V, RLOAD = 800Ω, RSET = 2kΩ, ROS = 2kΩ, VREF = 4V, RGAIN = 10kΩ, Input Signal  
Span 0V to 4V, and CC = 100pF, unless otherwise noted.  
XTR300  
PARAMETER  
CONDITIONS  
MIN  
TYP  
MAX  
UNIT  
OFFSET VOLTAGE  
Offset Voltage, RTI  
VOS  
dVOS/dT  
PSRR  
±0.4  
±1.6  
±0.2  
±1.9  
±6  
mV  
vs Temperature  
μV/°C  
μV/V  
vs Power Supply  
VS = ±5V to ±22V  
±10  
INPUT VOLTAGE RANGE  
Nominal Setup for ±10V Output  
Input Voltage for Linear Operation  
NOISE  
See Figure 2  
(V) + 3V  
(V+) 3V  
V
Voltage Noise, f = 0.1Hz to 10Hz, RTI  
Voltage Noise Density, f = 1kHz, RTI  
OUTPUT  
3
μVPP  
en  
40  
nV/Hz  
Voltage Output Swing from Rail  
Gain Nonlinearity  
IDRV 15mA  
(V) +3  
(V+) 3  
±0.1  
±1  
V
%FS  
ppm/°C  
%FS  
ppm/°C  
mΩ  
±0.01  
±0.1  
±0.04  
±0.2  
7
vs Temperature  
Gain Error  
IB  
±0.1  
±1  
vs Temperature  
Output Impedance, dVDRV/dIDRV  
Output Leakage Current While Output Disabled  
Short-Circuit Current  
Pin OD = L(1)  
30  
nA  
ISC  
±15  
±20  
1
±24  
mA  
Capacitive Load Drive  
CLOAD  
CC = 10nF, RC = 15(2)  
μF  
Rejection of Voltage Difference between GND1 and  
GND2, RTO  
130  
dB  
FREQUENCY RESPONSE  
Bandwidth(3)  
Slew Rate(2)  
3dB  
SR  
G = 5  
300  
1
kHz  
V/μs  
V/μs  
μs  
SR  
CC = 10nF, CL = 1μF, RC = 15Ω  
VDRV = ±1V  
0.015  
8
Settling Time(2)(4), 0.1%, Small Signal  
Overload Recovery Time  
50% Overdrive  
12  
μs  
(1) Output leakage includes input bias current of INA.  
(2) Refer to Driving Capacitive Loads section in Applications Information.  
(3) Small signal with no capacitive load.  
(4) 8μs plus number of chopping periods. See Applications Information, Internal Current Sources and Settling Time section.  
Copyright © 20052011, Texas Instruments Incorporated  
3
 
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
ELECTRICAL CHARACTERISTICS: CURRENT OUTPUT MODE  
Boldface limits apply over the specified temperature range: TA = 40°C to +85°C.  
All specifications at TA = +25°C, VS = ±20V, RLOAD = 800Ω, RSET = 2kΩ, ROS = 2kΩ, VREF = 4V, Input Signal Span 0 to 4V, and  
CC = 100pF, unless otherwise noted.  
XTR300  
PARAMETER  
CONDITIONS  
Output Current < 1μA  
VS = ±5V to ±22V  
See Figure 3  
MIN  
TYP  
MAX  
UNIT  
OFFSET VOLTAGE  
Input Offset Voltage  
VOS  
dVOS/dT  
PSRR  
±0.4  
±1.5  
±0.2  
±1.8  
±6  
mV  
vs Temperature  
μV/°C  
μV/V  
vs Power Supply  
±10  
INPUT VOLTAGE RANGE  
Nominal Setup for ±20mA Output  
Maximum Input Voltage for Linear Operation  
NOISE  
(V) + 3V  
(V+) 3V  
V
Voltage Noise, f = 0.1Hz to 10Hz, RTI  
Voltage Noise Density, f = 1kHz, RTI  
OUTPUT  
3
μVPP  
en  
33  
nV/Hz  
Compliance Voltage Swing from Rail  
IDRV = ±24mA  
dVDRV = ±15V, dIDRV = ±24mA  
See Transfer Function in Figure 3  
IDRV = ±24mA  
(V) +3  
(V+) 3  
V
Output Conductance (dIDRV/dVDRV  
Transconductance  
Gain Error  
)
0.7  
μA/V  
±0.04  
±3.6  
±0.01  
±1.5  
0.6  
±0.12  
±10  
±0.1  
±6  
%FS  
ppm/°C  
%FS  
ppm/°C  
nA  
vs Temperature  
Linearity Error  
IDRV = ±24mA  
IB  
IDRV = ±24mA  
vs Temperature  
IDRV = ±24mA  
Output Leakage Current While Output Disabled  
Pin OD = L  
Short-Circuit Current  
ISC  
±24.5  
±32  
1
±38.5  
mA  
Capacitive Load Drive(1)(2)  
FREQUENCY RESPONSE  
Bandwidth  
Slew Rate(2)  
Settling Time(2)(3), 0.1%, Small Signal  
CLOAD  
μF  
3dB  
160  
1.3  
8
kHz  
mA/μs  
μs  
SR  
IDRV = ±2mA  
Overload Recovery Time  
CLOAD = 0, 50% Overdrive  
1
μs  
(1) Refer to Driving Capacitive Loads section in Applications Information.  
(2) With capacitive load, the slew rate can be limited by the short circuit current and the load error flag can trigger during slewing.  
(3) 8μs plus number of chopping periods. See Applications Information, Internal Current Sources and Settling Time section.  
4
Copyright © 20052011, Texas Instruments Incorporated  
 
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
ELECTRICAL CHARACTERISTICS: OPERATIONAL AMPLIFIER (OPA)  
Boldface limits apply over the specified temperature range: TA = 40°C to +85°C.  
All specifications at TA = +25°C, VS = ±20V, and RLOAD = 800Ω, unless otherwise noted.  
XTR300  
TYP  
PARAMETER  
CONDITIONS  
IDRV = 0A  
MIN  
MAX  
±1.8  
UNIT  
OFFSET VOLTAGE  
Offset Voltage, RTI  
Drift  
VOS  
dVOS/dT  
PSRR  
±0.4  
±1.5  
±0.2  
mV  
μV/°C  
μV/V  
vs Power Supply  
VS = ±5V to ±22V  
±5  
INPUT VOLTAGE RANGE  
Common-Mode Voltage Range  
Common-Mode Rejection Ratio  
INPUT BIAS CURRENT  
Input Bias Current  
VCM  
(V) + 3  
(V+) 3  
V
CMRR  
(V) + 3V < VCM < (V+) 3V  
100  
126  
dB  
IB  
±20  
±35  
±10  
nA  
nA  
Input Offset Current  
INPUT IMPEDANCE  
Differential  
IOS  
±0.3  
108 || 5  
108 || 5  
Ω || pF  
Ω || pF  
Common-Mode  
OPEN-LOOP GAIN  
Open-Loop Voltage Gain  
OUTPUT  
AOL  
(V) + 3V < VDRV < (V+) 3V , IDRV = ±24mA  
100  
126  
dB  
Voltage Output Swing from Rail  
Short-Circuit Current  
IDRV = ±24mA  
M2 = High  
M2 = Low  
(V) + 3  
±25.5  
±16  
(V+) 3  
±38.5  
±24  
V
ILIMIT  
ILIMIT  
±32  
±20  
mA  
mA  
Output Leakage Current While Output  
Disabled  
ILEAK_DRV  
Pin OD = L  
10  
pA  
FREQUENCY RESPONSE  
Gain-Bandwidth Product  
Slew Rate  
GBW  
SR  
G = 1  
2
1
MHz  
V/μs  
Copyright © 20052011, Texas Instruments Incorporated  
5
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
ELECTRICAL CHARACTERISTICS: INSTRUMENTATION AMPLIFIER (IA)  
Boldface limits apply over the specified temperature range: TA = 40°C to +85°C.  
All specifications at TA = +25°C, VS = ±20V, RIA = 2kΩ, and RGAIN = 2kΩ, unless otherwise noted. See Figure 4.  
XTR300  
PARAMETER  
CONDITIONS  
IDRV = 0A  
MIN  
TYP  
MAX  
UNIT  
OFFSET VOLTAGE  
Offset Voltage, RTI  
vs Temperature  
VOS  
dVOS/dT  
PSRR  
±0.7  
±2.4  
±0.8  
±2.7  
±10  
±10  
mV  
μV/°C  
μV/V  
vs Power Supply  
VS = ±5V to ±22V  
INPUT VOLTAGE RANGE  
Input Voltage Range  
Common-Mode Rejection Ratio  
INPUT BIAS CURRENT  
Input Bias Current  
VCM  
(V) + 3  
(V+) 3  
V
CMRR  
RTI  
100  
130  
dB  
IB  
±20  
±1  
±35  
±10  
nA  
nA  
Input Offset Current  
INPUT IMPEDANCE  
Differential  
IOS  
105 || 5  
105 || 5  
Ω || pF  
Ω || pF  
Common-Mode  
TRANSCONDUCTANCE (Gain)  
IAOUT = 2 (IAIN+ IAIN)/RGAIN  
IAOUT = ±2.4mA, (V) + 3V < VIAOUT < (V+) −  
Transconductance Error  
±0.04  
±0.1  
±0.1  
%/FS  
3V  
vs Temperature  
Linearity Error  
±0.2  
±0.01  
±20  
ppm/°C  
%FS  
nA  
(V) + 3V < VIAOUT < (V+) 3V  
Input Bias Current to G1, G2  
Input Offset Current to G1, G2(1)  
OUTPUT  
±1  
nA  
Output Swing to the Rail  
Output Impedance  
IAOUT = ±2.4mA  
IAOUT = ±2.4mA  
M2 = High  
(V) + 3  
(V+) 3  
V
600  
±7.2  
±4.5  
mΩ  
mA  
mA  
Short-Circuit Current  
ILIMIT  
ILIMIT  
M2 = Low  
FREQUENCY RESPONSE  
Gain-Bandwidth Product  
Slew Rate  
GBW  
SR  
G = 1, RGAIN = 10kΩ, RIA = 5kΩ  
G = 1, RGAIN = 10kΩ, RIA = 5kΩ  
1
1
MHz  
V/μs  
IAOUT = ±40μA, RGAIN = 10kΩ, RIA = 5kΩ, CL  
=
Settling Time(2), 0.1%  
6
μs  
μs  
100pF  
Overload Recovery Time, 50%  
RGAIN = 10kΩ, RIA = 15kΩ, CL = 100pF  
10  
(1) See Typical Characteristics curve (Figure 7).  
(2) 6μs plus number of chopping periods. See Applications Information, Internal Current Sources and Settling Time section.  
6
Copyright © 20052011, Texas Instruments Incorporated  
 
 
 
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
ELECTRICAL CHARACTERISTICS: CURRENT MONITOR  
Boldface limits apply over the specified temperature range: TA = 40°C to +85°C.  
All specifications at TA = +25°C and VS = ±20V, unless otherwise noted. See Figure 4.  
XTR300  
PARAMETER  
CONDITIONS  
MIN  
TYP  
MAX  
UNIT  
OUTPUT  
Offset Current  
IOS  
dIOS/dT  
PSRR  
IDRV = 0A  
±30  
±0.05  
±0.1  
±100  
nA  
nA/°C  
nA/V  
V
Drift  
vs Power Supply  
Monitor Output Swing to the Rail  
Monitor Output Impedance  
MONITOR CURRENT GAIN  
Current Gain Error  
vs Temperature  
Linearity Error  
VS = ±5V to ±22V  
IMON = ±2.4mA  
IMON = ±2.4mA  
IMON = IDRV/10  
IDRV = ±24mA  
IDRV = ±24mA  
IDRV = ±24mA  
IDRV = ±24mA  
±10  
(V) + 3  
(V+) 3  
200  
MΩ  
±0.04  
±3.6  
±0.12  
±0.1  
%FS  
ppm/°C  
%FS  
±0.01  
±1.5  
vs Temperature  
ppm/°C  
ELECTRICAL CHARACTERISTICS  
Boldface limits apply over the specified temperature range: TA = 40°C to +85°C.  
All specifications at TA = +25°C and VS = ±20V, unless otherwise noted. See Figure 4.  
XTR300  
TYP  
PARAMETER  
CONDITIONS  
MIN  
MAX  
UNIT  
POWER SUPPLY  
Specified Voltage Range  
Operating Voltage Range  
Quiescent Current  
VS  
IQ  
±5  
±5  
±20  
±22  
2.3  
2.8  
V
V
IDRV = IAOUT = 0A  
1.8  
mA  
mA  
Over Temperature  
TEMPERATURE RANGE  
Specified Temperature Range  
Operating Temperature Range  
Storage Temperature Range  
Thermal Resistance  
40  
55  
55  
+85  
+125(1)  
+125  
°C  
°C  
°C  
Junction-to-Case  
θJC  
θJA  
15.2  
38  
°C/W  
°C/W  
Junction-to-Ambient  
THERMAL FLAG (EFOT) Output  
Alarm (EFOT pin LOW)  
Return to Normal Operation (EFOT pin HIGH)  
DIGITAL INPUTS (M1, M2, OD)  
VIL Low-Level Input Voltage  
VIH High-Level Input Voltage  
Input Current  
140  
125  
°C  
°C  
0.8  
> 1.4  
±1  
V
V
μA  
DIGITAL OUTPUTS (EFLD, EFCM, EFOT  
)
IOH High-Level Leakage Current (Open-Drain)  
VOL Low-Level Output Voltage  
VOL Low-Level Output Voltage  
DIGITAL GROUND PIN  
1.2  
0.8  
μA  
V
IOL = 5mA  
IOL = 2.8mA  
0.4  
V
(V) DGND (V+) 7V  
M1 = M2 = L, OD = H, All Digital Outputs H  
Current Input  
25  
μA  
(1) EFOT not connected with OD.  
Copyright © 20052011, Texas Instruments Incorporated  
7
 
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
FUNCTIONAL BLOCK DIAGRAMS  
CC  
V-  
XTR300 V+  
Current Copy  
IMON  
RIMON  
ICOPY  
1kW  
IDRV  
Input Signal  
VIN = 0V to 4.0V  
GND3  
VIN  
DRV  
IAIN+  
OPA  
SET  
Transfer Function:  
ROS  
RSET  
IIA  
RGAIN  
VIN  
V
IN - VREF  
RG1  
RG2  
VOUT  
=
+
(
)
RGAIN  
Load  
IA  
2
RSET  
ROS  
VREF = 4.0V  
IAIN-  
IAOUT  
EFCM  
EFLD  
EFOT  
OD  
M1  
M2  
H
L
L
Digital  
Control  
Error  
Flags  
DGND  
DVGND  
GND2  
GND1  
Figure 2. Standard Circuit for Voltage Output Mode  
CC  
V-  
XTR300 V+  
Current Copy  
IMON  
ICOPY  
IDRV  
Input Signal  
VIN = 0V to 4.0V  
VIN  
DRV  
IAIN+  
OPA  
SET  
Transfer Function:  
VIN  
VIN - VREF  
IOUT = 10  
+
ROS  
RSET  
(
IIA  
RSET  
ROS  
RG1  
RG2  
IA  
VREF = 4.0V  
IAIN-  
IAOUT  
IOUT  
EFCM  
EFLD  
EFOT  
OD  
M1  
M2  
H
Digital  
Control  
Error  
L
H
Flags  
DGND  
GND1  
GND2  
Figure 3. Standard Circuit for Current Output Mode  
8
Copyright © 20052011, Texas Instruments Incorporated  
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
Feedback  
Network  
V-  
Current Copy  
ICOPY  
XTR300 V+  
IMON  
IDRV  
GND3  
Input Signal  
VIN  
DRV  
IAIN+  
OPA  
SET  
RSET  
IIA  
RG1  
RG2  
RGAIN  
IA  
GND1  
IAIN-  
IAOUT  
EFCM  
EFLD  
EFOT  
OD  
M1  
M2  
RIA  
H
Digital  
Control  
Error  
Flags  
DGND  
GND3  
Figure 4. Standard Circuit for Externally Configured Mode  
Copyright © 20052011, Texas Instruments Incorporated  
9
 
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
PIN CONFIGURATIONS  
RGW PACKAGE  
QFN-20  
(TOP VIEW)  
20 19 18 17 16  
1
2
3
4
5
15  
V+  
M2  
M1  
Exposed  
Thermal  
Die Pad  
on  
14  
13  
12  
11  
NC  
DRV  
NC  
V-  
VIN  
Underside  
(must be  
connected  
to V-)  
SET  
IMON  
6
7
8
9
10  
Pad  
PIN ASSIGNMENTS  
PIN NO.  
NAME  
FUNCTION  
1
2
M2  
M1  
Mode Input  
Mode Input  
3
VIN  
Noninverting Signal Input  
4
SET  
IMON  
IAOUT  
IAIN  
IAIN+  
RG1  
RG2  
V–  
Input for Gain Setting; Inverting Input  
Current Monitor Output  
5
6
Instrumentation Amplifier Signal Output  
Instrumentation Amplifier Inverting Input  
Instrumentation Amplifier Noninverting Input  
Instrumentation Amplifier Gain Resistor  
Instrumentation Amplifier Gain Resistor  
Negative Power Supply  
7
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
Pad  
NC  
No Internal Connection  
DRV  
NC  
Operational Amplifier Output  
No Internal Connection  
V+  
Positive Power Supply  
DGND  
EFCM  
EFLD  
EFOT  
OD  
Ground for Digital I/O  
Error Flag for Common-Mode Over-Range, Active Low  
Error Flag for Load Error, Active Low  
Error Flag for Over Temperature, Active Low  
Output Disable, Disabled Low  
Exposed Pad  
Exposed thermal pad must be connected to V−  
10  
Copyright © 20052011, Texas Instruments Incorporated  
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
TYPICAL CHARACTERISTICS  
At TA = +25°C and V+ = ±20V, unless otherwise noted.  
QUIESCENT CURRENT vs TEMPERATURE  
QUIESCENT CURRENT vs SUPPLY VOLTAGE  
3.0  
2.5  
2.0  
1.5  
1.0  
0.5  
0
1.90  
1.88  
1.86  
1.84  
1.82  
1.80  
1.78  
1.76  
1.74  
1.72  
1.70  
-50  
-25  
0
25  
50  
75  
100  
125  
10  
15  
20  
25  
30  
35  
40  
45  
Temperature (°C)  
Total Supply Voltage (V)  
Figure 5.  
Figure 6.  
INPUT BIAS CURRENT vs TEMPERATURE  
(VIN, SET, IAIN+, IAIN, RG1, RG2)  
OPA OUTPUT SWING TO RAIL vs TEMPERATURE  
0
-5  
2.2  
2.0  
1.8  
1.6  
1.4  
1.2  
1.0  
IDRV = +24mA  
IDRV = -24mA  
IDRV = +20mA  
-10  
-15  
-20  
-25  
-30  
IDRV = +10mA  
IDRV = -10mA  
IDRV = -20mA  
-50  
-25  
0
25  
50  
75  
100  
125  
-50  
-25  
0
25  
50  
75  
100  
125  
Temperature (°C)  
Temperature (°C)  
Figure 7.  
Figure 8.  
OPA GAIN AND PHASE vs FREQUENCY  
IA GAIN AND PHASE vs FREQUENCY  
80  
60  
0
180  
160  
140  
120  
100  
80  
0
RGAIN = 10kW  
-20  
-45  
-40  
RIA = 500kW  
RIA = 50kW  
RIA = 10kW  
-60  
40  
-90  
Phase  
-80  
-100  
-120  
-140  
-160  
-180  
-200  
20  
-135  
-180  
-225  
-270  
60  
0
40  
RIA = 5kW  
RIA = 1kW  
Gain  
20  
-20  
-40  
Gain  
Phase  
0
-20  
0.001 0.01 0.1  
1
10 100 1k 10k 100k 1M 10M  
Frequency (Hz)  
1
10  
100  
1k  
10k  
100k  
1M  
10M  
Frequency (Hz)  
Figure 9.  
Figure 10.  
Copyright © 20052011, Texas Instruments Incorporated  
11  
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
TYPICAL CHARACTERISTICS (continued)  
At TA = +25°C and V+ = ±20V, unless otherwise noted.  
OPA CMRR AND PSRR vs FREQUENCY  
IA CMRR AND PSRR vs FREQUENCY  
160  
140  
120  
100  
80  
140  
120  
PSRR+  
100  
PSRR-  
80  
PSRR-  
60  
60  
CMRR  
PSRR+  
40  
40  
CMRR  
20  
20  
0
0
1
10  
100  
1k  
10k  
100k  
1
10  
100  
1k  
10k  
100k  
Frequency (Hz)  
Frequency (Hz)  
Figure 11.  
Figure 12.  
SMALLSIGNAL STEP RESPONSE  
LARGESIGNAL STEP RESPONSE  
CURRENT MODE  
CURRENT MODE  
IOUT = ±200mA  
G = 8  
IOUT = ±20mA  
G = 8  
CL = 100nF || RL = 800W  
CC = 4.7nF  
CL = 100nF || RL = 800W  
CC = 4.7nF  
RSET = 1kW  
RSET = 1kW  
RGAIN = 10kW  
See Figure 3  
RGAIN = 10kW  
See Figure 3  
200ms/div  
200ms/div  
Figure 13.  
Figure 14.  
SMALLSIGNAL STEP RESPONSE  
LARGESIGNAL STEP RESPONSE  
VOLTAGE MODE  
VOLTAGE MODE  
G = 5  
G = 5  
CL = 100nF || RL = 800W  
CC = 4.7nF  
CL = 100nF || RL = 800W  
CC = 4.7nF  
RSET = 1kW  
RSET = 1kW  
RGAIN = 10kW  
See Figure 2  
RGAIN = 10kW  
See Figure 2  
200ms/div  
200ms/div  
Figure 15.  
Figure 16.  
12  
Copyright © 20052011, Texas Instruments Incorporated  
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
TYPICAL CHARACTERISTICS (continued)  
At TA = +25°C and V+ = ±20V, unless otherwise noted.  
INPUTREFERRED NOISE SPECTRUM  
INPUTREFERRED 0.1Hz to 10Hz NOISE  
VOLTAGE OUTPUT MODE  
VOLTAGE OUTPUT MODE  
1M  
G = 5  
100k  
10k  
1k  
100  
10  
1
1s/div  
1
10  
100  
1k  
10k  
100k  
Frequency (Hz)  
Figure 17.  
Figure 18.  
INPUTREFERRED NOISE SPECTRUM  
INPUTREFERRED 0.1Hz to 10Hz NOISE  
CURRENT OUTPUT MODE  
CURRENT OUTPUT MODE  
1M  
100k  
10k  
1k  
G = 10  
100  
10  
1
1s/div  
1
10  
100  
1k  
10k  
100k  
Frequency (Hz)  
Figure 19.  
Figure 20.  
IA INPUTREFERRED NOISE SPECTRUM  
IA INPUTREFERRED 0.1Hz to 10Hz NOISE  
1M  
100k  
10k  
1k  
G = 20  
100  
10  
1
1s/div  
1
10  
100  
1k  
10k  
100k  
Frequency (Hz)  
Figure 21.  
Figure 22.  
Copyright © 20052011, Texas Instruments Incorporated  
13  
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
TYPICAL CHARACTERISTICS (continued)  
At TA = +25°C and V+ = ±20V, unless otherwise noted.  
OPA OFFSET VOLTAGE DISTRIBUTION  
IA OFFSET VOLTAGE DISTRIBUTION  
18  
30  
25  
20  
15  
10  
5
16  
14  
12  
10  
8
6
4
2
0
0
Offset Voltage (mV)  
Offset Voltage (mV)  
Figure 23.  
Figure 24.  
OPA OFFSET VOLTAGE DRIFT DISTRIBUTION  
IA OFFSET VOLTAGE DRIFT DISTRIBUTION  
60  
40  
35  
30  
25  
20  
15  
10  
5
50  
40  
30  
20  
10  
0
0
Offset Voltage Drift (mV/°C)  
Offset Voltage Drift (mV/°C)  
Figure 25.  
Figure 26.  
VOLTAGE MODE GAIN ERROR DISTRIBUTION  
CURRENT MODE GAIN ERROR DISTRIBUTION  
40  
30  
25  
20  
15  
10  
5
35  
30  
25  
20  
15  
10  
5
0
0
Gain Error (ppm)  
Gain Error (ppm)  
Figure 27.  
Figure 28.  
14  
Copyright © 20052011, Texas Instruments Incorporated  
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
TYPICAL CHARACTERISTICS (continued)  
At TA = +25°C and V+ = ±20V, unless otherwise noted.  
VOLTAGE MODE NONLINEARITY DISTRIBUTION  
CURRENT MODE NONLINEARITY DISTRIBUTION  
60  
50  
40  
30  
20  
10  
0
60  
50  
40  
30  
20  
10  
0
Nonlinearity (ppm)  
Nonlinearity (ppm)  
Figure 29.  
Figure 30.  
VOLTAGE MODE GAIN ERROR DRIFT DISTRIBUTION  
CURRENT MODE GAIN ERROR DRIFT DISTRIBUTION  
70  
60  
60  
50  
40  
30  
20  
10  
0
50  
40  
30  
20  
10  
0
Gain Error Drift (ppm/°C)  
Gain Error Drift (ppm/°C)  
Figure 31.  
Figure 32.  
VOLTAGE MODE NONLINEARITY DRIFT DISTRIBUTION  
CURRENT MODE NONLINEARITY DRIFT DISTRIBUTION  
80  
100  
90  
80  
70  
60  
50  
40  
30  
20  
10  
0
70  
60  
50  
40  
30  
20  
10  
0
Nonlinearity Drift (ppm/°C)  
Nonlinearity Drift (ppm/°C)  
Figure 33.  
Figure 34.  
Copyright © 20052011, Texas Instruments Incorporated  
15  
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
TYPICAL CHARACTERISTICS (continued)  
At TA = +25°C and V+ = ±20V, unless otherwise noted.  
POSITIVE CURRENT LIMIT vs TEMPERATURE  
NEGATIVE CURRENT LIMIT vs TEMPERATURE  
36  
34  
-16  
-18  
-20  
-22  
-24  
-26  
-28  
-30  
-32  
-34  
-36  
Voltage Mode  
32  
Current Mode  
30  
28  
26  
24  
Voltage Mode  
22  
20  
18  
16  
Current Mode  
-50  
-25  
0
25  
50  
75  
100  
125  
-50  
-25  
0
25  
50  
75  
100  
125  
Temperature (°C)  
Temperature (°C)  
Figure 35.  
Figure 36.  
NONLINEARITY vs OUTPUT CURRENT  
NONLINEARITY vs OUTPUT CURRENT  
(±24mA End Point Calibration)  
(±20mA End Point Calibration)  
0.025  
0
0.025  
0
-55°C  
+25°C  
+25°C  
-55°C  
-0.025  
-0.050  
-0.075  
-0.100  
-0.025  
-0.050  
-0.075  
-0.100  
+85°C  
+125°C  
+85°C  
+125°C  
-24 -20 -16 -12 -8 -4  
0
4
8
12 16 20 24  
-24 -20 -16 -12 -8 -4  
0
4
8
12 16 20 24  
Output Current (mA)  
Output Current (mA)  
Figure 37.  
Figure 38.  
16  
Copyright © 20052011, Texas Instruments Incorporated  
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
APPLICATION INFORMATION  
V-  
GND  
V+  
C2  
100nF  
C3  
100nF  
CC  
47nF  
GND1  
Thermal  
Pad(2)  
V-  
XTR300 V+  
IMON  
Current Copy  
IMON  
ICOPY  
R3  
IDRV  
1kW  
VIN  
RC  
External Load  
SIN  
OS  
15W  
DRV  
ROS  
OPA  
2kW  
C4  
100nF R6  
SET  
2.2kW  
IAIN+  
RG1  
RG2  
GND1  
RIMON  
RSET  
CLOAD  
RLOAD  
1kW  
2kW  
IIA  
RGAIN  
C5  
SG  
IA  
R7  
10kW  
10nF  
GND1  
2.2kW  
IAO  
IAIN-  
IAOUT  
GND2  
EFCM  
EFLD  
EFOT  
OD  
M1  
M2  
RIA  
Logic Supply  
Digital  
Control  
Error  
1kW  
(+2.7V to +5V)  
Flags  
(1)  
DGND  
GND3  
Pull-up Resistors  
(10kW)  
GND4  
(1) See the Electrical Characteristics and Digital Input and Output section for operating limits of DGND.  
(2) Connect thermal pad to V.  
Figure 39. Standard Circuit Configuration  
The following information should be considered during XTR300 circuit configuration:  
space  
RC ensures stability for unknown load conditions  
and limits the current into the internal protection  
diodes. C4 helps protect the device. Over-voltage  
clamp diodes (standard 1N4002) might be  
necessary to protect the output.  
R6, R7, and C5 protect the IA.  
RLOAD and CLOAD represent the load resistance  
and load capacitance.  
RSET defines the transfer gain. It can be split to  
allow a signal offset and, therefore, allow a 5V  
single-supply digital-to-analog converter (DAC) to  
control a ±10V or ±20mA output signal.  
Recommended bypassing: 100nF or more for  
supply bypassing at each supply.  
RIMON can be in the kΩ-range or short-circuited if  
not used. Do not leave this current output  
unconnectedit would saturate the internal  
current source. The current at this IMON output is  
IDRV/10. Therefore, VIMON = RIMON (IDRV/10).  
R3 is not required but can match RSET (or  
RSET||ROS) to compensate for the bias current.  
RIA can be short-circuited if not used. Do not leave  
this current output unconnected. RGAIN is selected  
to 10kΩ to match the output of 10V with 20mA for  
the equal input signal.  
space  
space  
space  
Copyright © 20052011, Texas Instruments Incorporated  
17  
 
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
The XTR300 can be used with asymmetric supply voltages; however, the minimum negative supply voltage  
should be equal to or more negative than 3V (typically 5V). This supply value ensures proper control of 0V and  
0mA with wire resistance, ground offsets, and noise added to the output. For positive output signals, the current  
requirement from this negative voltage source is less than 5mA.  
GND1 through GND4 must be selected to fulfill specified operating ranges. DGND must be in the range of (V) ≤  
DGND (V+) 7V.  
Built on a robust high-voltage BiCMOS process, the XTR300 is designed to interface the 5V or 3V supply domain  
used for processors, signal converters, and amplifiers to the high-voltage and high-current industrial signal  
environment. It is specified for up to ±20V supply, but can also be powered asymmetrically (for example, +24V  
and 5V). It is designed to allow insertion of external circuit protection elements and drive large capacitive loads.  
FUNCTIONAL FEATURES  
The XTR300 provides two basic functional blocks: an instrumentation amplifier (IA) and a driver that is a unique  
operational amplifier (OPA) for current or voltage output. This combination represents an analog output stage  
which can be digitally configured to provide either current or voltage output to the same terminal pin.  
Alternatively, it can be configured for independent measurement channels.  
Three open collector error signals are provided to indicate output related errors such as over-current or  
open-load (EFLD) or exceeding the common-mode input range at the IA inputs (EFCM). An over-temperature flag  
(EFOT) can be used to control output disable to protect the circuit. The monitor outputs (IMON and IAOUT) and the  
error flags offer optimal testability during operation and configuration. The IMON output represents the current  
flowing into the load in voltage output mode, while the IAOUT represents the voltage across the connectors in  
current output mode. Both monitor outputs can be connected together when used in current or voltage output  
mode because the monitor signals are multiplexed accordingly.  
VOLTAGE OUTPUT MODE  
In voltage output mode (M1 and M2 are connected low or left unconnected), the feedback loop through the IA  
provides high impedance remote sensing of the voltage at the destination, compensating the resistance of a  
protection circuit, switches, wiring, and connector resistance. The output of the IA is a current that is proportional  
to the input voltage. This current is internally routed to the OPA summing junction through a multiplexer, as  
shown in Figure 40.  
A 1:10 copy of the output current of the OPA can be monitored at the IMON pin. This output current and the  
known output voltage can be used to calculate the load resistance or load power.  
During an output short-circuit or an over-current condition the XTR300 output current is limited and EFLD (load  
error, active low) flag is activated.  
18  
Copyright © 20052011, Texas Instruments Incorporated  
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
CC  
V-  
Current Copy  
ICOPY  
XTR300 V+  
IMON  
RIMON  
GND3  
IDRV  
Input Signal  
VIN  
DRV  
IAIN+  
OPA  
SET  
RSET  
IIA  
RG1  
RG2  
RGAIN  
Load  
IA  
GND1  
IAIN-  
IAOUT  
EFCM  
EFLD  
EFOT  
OD  
M1  
M2  
GND2  
Digital  
Control  
Error  
L
Flags  
L
DGND  
Figure 40. Simplified Voltage Output Mode Configuration  
Applications not requiring the remote sense feature can use the OPA in stand-alone operation (M1 = high). In  
this case, the IA is available as a separate input channel.  
The IA gain can be set by two resistors, RGAIN and RSET  
:
RGAIN  
VOUT  
=
VIN  
2RSET  
(1)  
or when adding an offset, VREF, to get bidirectional output with a single-ended input:  
VIN  
V
IN - VREF  
RGAIN  
2
+
VOUT  
=
(
(
RSET  
ROS  
(2)  
The RSET resistor is also used in current output mode. Therefore, it is useful to define RSET for the current mode,  
then set the ratio between current and voltage span with RGAIN  
.
Copyright © 20052011, Texas Instruments Incorporated  
19  
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
CURRENT OUTPUT MODE  
The XTR300 does not require a shunt resistor for current control because it uses a precise current mirror  
arrangement.  
In current output mode (M1 connected low, or left unconnected and M2 connected high) a precise copy of 1/10th  
of the output is internally routed back to the summing junction of the OPA through a multiplexer, closing the  
control loop for the output current.  
The OPA driver can deliver more than ±24mA within a wide output voltage range. An open-output condition or  
high-impedance load that prevents the flow of the required current activates the EFLD flag and the IA can become  
overloaded and draw greater than 7mA saturation current.  
While in current output mode, a current (IIA) that is proportional to the voltage at the IA input is routed to IAOUT  
and can be used to monitor the load voltage. A resistor converts this current into voltage. This arrangement  
makes level shifting easy.  
Alternatively, the IA can be used as an independent monitoring channel. If this output is not used, connect it to  
GND to maintain proper function of the monitor stage, as shown in Figure 41.  
V-  
XTR300 V+  
Current Copy  
IMON  
ICOPY  
IDRV  
Input Signal  
VIN  
DRV  
IAIN+  
OPA  
SET  
RSET  
IIA  
RG1  
RG2  
RGAIN  
Load  
IA  
GND1  
IAIN-  
IAOUT  
GND2  
EFCM  
EFLD  
EFOT  
OD  
M1  
M2  
RIA  
Digital  
Control  
Error  
L
Flags  
H
DGND  
GND3  
Figure 41. Simplified Current Output Mode Configuration  
The transconductance (gain) can be set by the resistor, RSET, according to the equation:  
10  
IOUT  
=
VIN  
RSET  
(3)  
(4)  
space  
or when adding an offset VREF to get bidirectional output with a single-ended input:  
VIN  
VIN - VREF  
+
IOUT = 10  
(
RSET  
ROS  
20  
Copyright © 20052011, Texas Instruments Incorporated  
 
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
INPUT SIGNAL CONNECTION  
It is possible to drive the XTR300 with a unidirectional input signal and still get a bidirectional output by adding an  
additional resistor, ROS, and an offset voltage signal, VREF. It can be a mid-point voltage or a signal to shift the  
output voltage to a desired value.  
This design is illustrated in Figure 42a, Figure 42b, and Figure 42c. As with a normal operational amplifier, there  
are several options for offset-shift circuits. The input can be connected for inverting or noninverting gain. Unlike  
many op amp input circuits, however, this configuration uses current feedback, which removes the voltage  
relationship between the noninverting input and output potential because there is no feedback resistor.  
a) Noninverting Input  
XTR300  
VIN  
(0 to VOFFSET  
)
OPA  
VREF  
ROS  
RSET  
2kW  
2kW  
IFeedback  
b) Noninverting Input  
XTR300  
VIN  
( VMIDSCALE  
)
OPA  
VMIDSCALE  
RSET  
1kW  
IFeedback  
c) Inverting Input (VREF = VOFFSET  
)
XTR300  
VOFFSET  
OPA  
VIN  
(±VOFFSET  
)
RSET  
1kW  
IFeedback  
Figure 42. Circuit Options for Op Amp Output Level-Shifting  
The input bias current effect on the offset voltage can be reduced by connecting a resistor in series with the  
positive input that matches the approximate resistance at the negative input. This resistor placed close to the  
input pin acts as a damping element and makes the design less sensitive to RF noise. See R3 in Figure 39.  
Copyright © 20052011, Texas Instruments Incorporated  
21  
 
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
EXTERNALLY-CONFIGURED MODE: OPA AND IA  
It is possible to use the precision of the operational amplifier (OPA) and instrumentation amplifier (IA)  
independently from each other by configuring the digital control pins (M1 high). In this mode, the IA output  
current is routed to IAOUT and the copy of the OPA output current is routed to IMON, as shown in Figure 4.  
This mode allows external configuration of the analog signal routing and feedback loop.  
The current output IA has high input impedance, low offset voltage and drift, and very high common-mode  
rejection ratio. An external resistor (RIA) can be used to convert the output current of the IA (IIA) to an output  
voltage. The gain is given by:  
2
2RIA  
IIA =  
VIN or VIA =  
VIN  
RGAIN  
RGAIN  
(5)  
The OPA provides low drift and high voltage output swing that can be used like a common operational amplifier  
by connecting a feedback network around it. In this mode, the copy of the output current is available at the IMON  
pin (it includes the current into the feedback network). It provides an output current limit for protection, which can  
be set between two ranges by M2. The error flag indicates an overcurrent condition, as well as indicating driving  
the output into the supply rails.  
Alternatively, the feedback can be closed through the IMON pin to create a precise voltage-to-current converter.  
DRIVER OUTPUT DISABLE  
The OPA output (DRV) can be switched to a high-impedance mode by driving the OD control pin low. This input  
can be connected to the over-temperature flag, EFOT, and a pull-up resistor to protect the IC from  
over-temperature by disconnecting the load.  
The output disable mode can be used to sense and measure the voltage at the IA input pins without loading from  
the DRV output. This mode allows testing of any voltage present at the I/O connector. However, consider the  
bias current of the IA input pins.  
The digital control inputs, M1 and M2, set the four operation modes of the XTR300 as shown in Table 1. When  
M1 is asserted low, M2 determines voltage or current mode and the corresponding appropriate current limit (ISC  
)
setting. When M1 is high, the internal feedback connections are opened; IAOUT and IMON are both connected to  
the output pins; and M2 only determines the current limit (ISC) setting.  
M1 and M2 are pulled low internally with 1μA. Terminate these two pins to avoid noise coupling. Output disable  
(OD) is internally pulled high with approximately 1μA. When connecting OD to EFOT, a 2.2kΩ pull-up resistor is  
recommended.  
Table 1. Summary of Configuration Modes(1)  
M1  
L
M2  
L
MODE  
VOUT  
IOUT  
Ext  
DESCRIPTION  
Voltage Output Mode, ISC = 20mA  
Current Output Mode, ISC = 32mA  
IA and IMON on ext. pins, ISC = 20A  
IA and IMON on ext. pins, ISC = 32mA  
L
H
L
H
H
H
Ext  
(1) OD is a control pin independent of M1 or M2.  
22  
Copyright © 20052011, Texas Instruments Incorporated  
 
 
 
 
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
DRIVING CAPACITIVE LOADS AND LOOP COMPENSATION  
For normal operation, the driver OPA and the IA are connected in a closed loop for voltage output. In current  
output mode, the current copy closes the loop directly.  
In current output mode, loop compensation is not critical, even for large capacitive loads. However, in voltage  
output mode, the capacitive load, together with the source impedance and the impedance of the protection  
circuit, generates additional phase lag. The IA input might also be protected by a low-pass filter that influences  
phase in the closed loop.  
The loop compensation low-pass filter consists of CC and the parallel resistance of ROS and RSET. For loop  
stability with large capacitive load, the external phase shift has to be added to the OPA phase. With CC, the  
voltage gain of the OPA has to approach zero at the frequency where the total phase approaches 180° + 135°.  
The best stability for large capacitive loads is provided by adding a small resistor, RC (15Ω). See the Output  
Protection section.  
An empirical method of evaluation is using a square wave input signal and observing the settling after transients.  
Use small signal amplitudes onlysteep signal edges cause excessive current to flow into the capacitive load  
and may activate the current limit, which hides or prevents oscillation. A small-signal oscillation can be hidden  
from large capacitive loads, but observing the IMON output on an appropriate resistor (use a similar value like  
RSET||ROS) would indicate stability issues. Note that noise pulses at IMON during overload (EFLD active) are normal  
and are caused by cycling of the current mirror.  
The voltage output mode includes the IA in the loop. An additional low-pass filter in the input reverses the phase  
and therefore increases the signal bandwidth of the loop, but also increases the delay. Again, loop stability has to  
be observed. Overloading the IA disconnects the closed loop and the output voltage rails.  
INTERNAL CURRENT SOURCES, SWITCHING NOISE, AND SETTLING TIME  
The accuracy of the current output mode and the dc performance of the IA rely on dynamically-matched current  
mirrors.  
Identical current sources are rotated to average out mismatch errors. It can take several clock cycles of the  
internal 100kHz oscillator (or a submultiple of that frequency) to reach full accuracy. This may dominate the  
settling time to the 0.1% accuracy level and can be as much as 100μs in current output mode or 40μs in voltage  
output mode.  
A small portion of the switching glitches appear at the DRV output, and also at the IMON and IAMON outputs. The  
standard circuit configuration, with RC, C4, and CC, which are required for loop compensation and output  
protection, also helps reduce the noise to negligible levels at the signal output. If necessary, the monitor outputs  
can be filtered with a shunt capacitor.  
Copyright © 20052011, Texas Instruments Incorporated  
23  
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
IA STRUCTURE, VOLTAGE MONITOR  
The instrumentation amplifier has high-impedance NPN transistor inputs that do not load the output signal, which  
is especially important in current output mode. The output signal is a controlled current that is multiplexed either  
to the SET pin (to close the voltage output loop) or to IAOUT (for external access).  
The principal circuit is shown in Figure 43. The two input buffer amplifiers reproduce the input difference voltage  
across RGAIN. The resulting current through this resistor is bidirectionally mirrored to the output. That mirroring  
results in the ideal transfer function of:  
(IAIN+ – IAIN-  
)
IIA = IAOUT = 2  
RGAIN  
(6)  
The accuracy and drift of RGAIN defines the accuracy of the voltage to current conversion. The high accuracy and  
stability of the current mirrors result from a cycling chopper technique.  
Current Mirror  
IR  
IR  
IAIN+  
A1  
Current Mirror  
Current Mirror  
IR  
RGAIN  
IR  
2IR  
2IR  
IIA  
A2  
IAIN-  
2IR  
2IR  
Current Mirror  
Figure 43. IA Block Diagram  
The output current, IAOUT, of the instrumentation amplifier is limited to protect the internal circuitry. This current  
limit has two settings controlled by the state of M2 (see Electrical Characteristics, Short-Circuit Current  
specification). Note that if RSET is too small, the current output limitation of the instrumentation amplifier can  
disrupt the closed loop of the XTR300 in voltage output mode. With M2 = low, the nominal RGAIN of 10kΩ allows  
an input voltage of 20VPP, which produces an output current of 4mAPP. When using lower resistors for RGAIN that  
can allow higher currents, the IA output current limitation must be taken into account.  
CURRENT MONITOR  
In current output mode (M2 = high), the XTR300 provides high output impedance. A precision current mirror  
generates an exact 1/10th copy of the output current and this current is either routed to the summing junction of  
the OPA to close the feedback loop (in the current output mode) or to the IMON pin for output current monitoring in  
other operating modes.  
The high accuracy and stability of this current split results from a cycling chopper technique. This design  
eliminates the need for a precise shunt resistor or a precise shunt voltage measurement, which would require  
high common-mode rejection performance.  
During a saturation condition of the DRV output (the error flag is active), the monitor output (IMON) shows a  
current peak because the loop opens. Glitches from the current mirror chopper appear during this time in the  
monitor signal. This part of the signal cannot be used for measurement.  
24  
Copyright © 20052011, Texas Instruments Incorporated  
 
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
ERROR FLAGS  
The XTR300 is designed for testability of its proper function and allows observation of the conditions at the load  
connection without disrupting service.  
If the output signal is not in accordance to the transfer function, an error flag is activated (limited by the dynamic  
response capabilities). These error flags are in addition to the monitor outputs, IMON and IAOUT, which allow the  
momentary output current (in voltage mode) or output voltage (in current mode) to be read back.  
This combination of error flag and monitor signal allows easy observation of the XTR300 for function and working  
condition, providing the basis for not only remote control, but also for remote diagnosis.  
All error flags of the XTR300 have open collector outputs with a weak pull-up of approximately 1μA to an internal  
5V. External pull-up resistors to the logic voltage are required when driving 3V or 5V logic.  
The output sink current should not exceed 5mA. This is just enough to directly drive optical-couplers, but a  
current-limiting resistor is required.  
There are three error flags:  
IA Common-Mode Over-Range (EFCM)goes low as soon as the inputs of the IA reach the limits of the  
linear operation for the input voltage. This flag shows noise from the saturated current mirrors which can be  
filtered with a capacitor to GND.  
Load Error (EFLD)indicates fault conditions driving voltage or current into the load. In voltage output mode  
it monitors the voltage limits of the output swing and the current limit condition caused from short or low load  
resistance. In current output mode it indicates a saturation into the supply rails from a high load resistance or  
open load.  
Over-Temperature Flag (EFOT)is a digital output that goes low if the chip temperature reaches a  
temperature of +140°C and resets as soon as it cools down to +125°C. It does not automatically shut down  
the output; it allows the user system to take action on the situation. If desired, this output can be connected to  
output disable (OD) which disables the output and therefore removes the source of power. This connection  
acts like an automatic shut down, but requires a 2.2kΩ external pull-up resistor to safely override the internal  
current sources. The IA channel is not affected, which allows continuous observation of the voltage at the  
output.  
DIGITAL I/O AND GROUND CONSIDERATIONS  
The XTR300 offers voltage output mode, current output mode, external configuration, and instrumentation mode  
(voltage input). In addition, the internal feedback mode can be disconnected and external loop connections can  
be made. These modes are controlled by M1 and M2 (see the function table). The OD input pin controls enable  
or disable of the output stage (OD is active low).  
The digital I/O is referenced to DGND and signals on this pin should remain within 5V of the DGND potential.  
This DGND pin carries the output low-current (sink current) of the logic outputs. DGND can be connected to a  
potential within the supply voltage but needs to be 8V below the positive supply. Proper connection avoids  
current from the digital outputs flowing into the analog ground.  
CAUTION  
It is important to note that DGND has normally reverse-biased diodes connected to the  
supply. Therefore, high and destructive currents could flow if DGND is driven beyond  
the supply rails by more than a diode forward voltage. Avoid this condition during  
power-on and power-off!  
Copyright © 20052011, Texas Instruments Incorporated  
25  
 
 
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
OUTPUT PROTECTION  
The XTR300 is intended to operate in a harsh industrial environment. Therefore, a robust semiconductor process  
was chosen for this design. However, some external protection is still required.  
The instrumentation amplifier inputs can be protected by external resistors that limit current into the protection  
cell behind the IC-pins, as shown in Figure 44. This cell conducts to the power-supply connection through a  
diode as soon as the input voltage exceeds the supply voltage. The circuit configuration example shows how to  
arrange these two external resistors.  
The bias current is best cancelled if both resistors are equal. The additional capacitor reduces RF noise in the  
input signal to the IA.  
R6  
2.2kW  
IAIN+  
VSENSE+  
RG1  
C5  
10nF  
IA  
RGAIN  
R7  
RG2  
IAIN-  
2.2kW  
VSENSE-  
Figure 44. Current-Limiting Resistors  
The load connection to the DRV output must be low impedance; therefore, external protection diodes may be  
necessary to handle excessive currents, as shown in Figure 45. The internal protection diodes start to conduct  
earlier than a normal external PN-type diode because they are affected by the higher die temperature. Therefore,  
either Schottky diodes are required, or an additional resistor (RC) can be placed in series with the input. An  
example of this protection is shown in Figure 45. Assuming the standard diodes limit the voltage to 1.4V and the  
internal diodes clamp at 0.7V, this resistor can limit the current into the internal protection diodes to 50mA:  
(1.4V – 0.7V)  
= 47mA  
15W  
(7)  
RC is also part of the recommended loop compensation. C4 helps protect the output against RFI and high-voltage  
spikes.  
CC  
V+  
47nF  
D
XTR300  
1N4002  
RC  
15W  
DRV  
I/V OUT  
OPA  
D
C4  
100nF  
1N4002  
V-  
Figure 45. Example for DRV Output Protection  
26  
Copyright © 20052011, Texas Instruments Incorporated  
 
 
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
POWER ON/OFF GLITCH  
When power is turned on or off, most analog amplifiers generate some glitching of the output because of internal  
circuit thresholds and capacitive charges. Characteristics of the supply voltage, as well as its rise and fall time,  
directly influence output glitches. Load resistance and capacitive load also affect the amplitude.  
The output disable control (OD) cannot fully suppress glitches during power-on and power-off, but reduces the  
energy significantly. The glitch consists of a small amount of current and capacitive charge (voltage) that reacts  
with the resistive and capacitive load. The bias current of the IA inputs that are normally connected to the output  
also generate a voltage across the load.  
Figure 46 indicates no glitches when transitioning between disable and enable. This measurement is made with  
a load resistance of 1kΩ and tested in the circuit configuration of Figure 39.  
Output  
0.5V/div  
OD  
2.0V/div  
Time (10ms/div)  
Figure 46. Output Signal During Toggle of OD  
When power is off or with low supply, the output is diode clamped to the momentary supply voltage, but can float  
while output disabled within those limits unless terminated. Only an external switch (relays or opto-relays) can  
isolate the output under such conditions. Refer to Figure 47 for an illustration of this configuration. The same  
consideration applies if low impedance zero output is required, even during power-off.  
CC  
47 nF  
VEN_OPTO  
0V to 5V  
RLED  
5 k  
XTR300  
RC  
15  
CPC1017N  
+
SOUT  
DRV  
4
3
1
2
OPA  
C4  
100 nF  
ILED  
0mA to 1 mA  
R6  
2.2 k  
IAIN+  
RG1  
+
RGAIN  
10 k  
C5  
10 nF  
IA  
R7  
2.2 k  
RG2  
IAIN–  
RLOAD  
1 k  
Figure 47. Example for Opto-Relay Output Isolation  
Copyright © 20052011, Texas Instruments Incorporated  
27  
 
 
 
 
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
LAYOUT CONSIDERATIONS  
Supply bypass capacitors should be close to the package and connected with low-impedance conductors. Avoid  
noise coupled into RGAIN, and observe wiring resistance. For thermal management, see the Package and Heat  
Sinking section.  
Layout for the XTR300 is not critical; however, its internal current chopping works best with good (low dynamic  
impedance) supply decoupling. Therefore, avoid throughhole contacts in the connection to the bypass capacitors  
or use multiple through-hole contacts. Switching noise from chopper-type power supplies should be filtered  
enough to reduce influence on the circuit. Small resistors (2Ω, for example) or damping inductors in series with  
the supply connection (between the dc/dc converter and the XTR circuit) act as a decoupling filter together with  
the bypass capacitor, as shown in Figure 48.  
Resistors connected close to the input pins help dampen environmental noise coupled into conductor traces.  
Therefore, place the OPA input- and IA input-related resistors close to the package. Also, avoid additional wire  
resistance in series to RSET, ROS, and RGAIN (observe the reliability of the through-hole contacts), because this  
resistance could produce gain and offset error as well as drift; 1Ω is already 0.1% of the 1kΩ resistor.  
The exposed lead-frame die pad on the bottom of the package must be connected to V, pin 11 (see the QFN  
Package and Heat Sinking section for more details).  
V-  
V+  
L1  
L2  
10mH  
10mH  
CB1  
100nF  
CB2  
100nF  
CB3  
1mF  
CB4  
1mF  
V-  
V+  
XTR300  
Figure 48. Suggested Supply Decoupling for Noisy Chopper-Type Supplies  
QFN PACKAGE AND HEAT SINKING  
The XTR300 is available in a QFN package. This leadless, near-chip-scale package maximizes board space and  
enhances thermal and electrical characteristics of the device through an exposed thermal pad.  
Packages with an exposed thermal pad are specifically designed to provide excellent power dissipation, but  
printed circuit board (PCB) layout greatly influences overall heat dissipation. The thermal resistance from  
junction-to-ambient (θJA) is specified for the packages with the exposed thermal pad soldered to a normalized  
PCB, as described in Technical Brief SLMA002, PowerPADThermally-Enhanced Package. See also  
EIA/JEDEC Specifications JESD51-0 to 7, QFN/SON PCB Attachment (SLUA271), and Quad Flatpack No-Lead  
Logic Packages (SCBA017). These documents are available for download at www.ti.com.  
NOTE: All thermal models have an accuracy variation of ±20%.  
Component population, layout of traces, layers, and air flow strongly influence heat dissipation. Worst-case load  
conditions should be tested in the real environment to ensure proper thermal conditions. Minimize thermal stress  
for proper long-term operation with a junction temperature well below +125°C.  
The exposed lead-frame die pad on the bottom of the package must be connected to the Vpin.  
28  
Copyright © 20052011, Texas Instruments Incorporated  
 
 
 
XTR300  
www.ti.com  
SBOS336C JUNE 2005REVISED JUNE 2011  
POWER DISSIPATION  
Power dissipation depends on power supply, signal, and load conditions. It is dominated by the power dissipation  
of the output transistors of the OPA. For dc signals, power dissipation is equal to the product of output current,  
IOUT and the output voltage across the conducting output transistor (VS VOUT).  
It is very important to note that the temperature protection does not shut the part down in overtemperature  
conditions, unless the EFOT pin is connected to the output enable pin OD; see the Driver Output Disable section.  
The power that can be safely dissipated in the package is related to the ambient temperature and the heatsink  
design and conditions. The QFN package with an exposed thermal pad is specifically designed to provide  
excellent power dissipation, but board layout greatly influences the heat dissipation.  
To appropriately determine the required heatsink area, required power dissipation should be calculated and the  
relationship between power dissipation and thermal resistance should be considered to minimize overheat  
conditions and allow for reliable long-term operation.  
The heat sinking efficiency can be tested using the EFOT output signal. This output goes low at nominally +140°C  
junction temperature (assume 6% tolerance). With full power dissipation (for example, maximum current into a  
0Ω load), the ambient temperature can be slowly raised until the OT flag goes low. This flag would indicate the  
minimum heat-sinking for the usable operation condition.  
The recommended landing pattern for the QFN package is shown at the end of this data sheet.  
Copyright © 20052011, Texas Instruments Incorporated  
29  
 
 
XTR300  
SBOS336C JUNE 2005REVISED JUNE 2011  
www.ti.com  
REVISION HISTORY  
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.  
Changes from Revision B (March, 2006) to Revision C  
Page  
Updated document format to current standards ................................................................................................................... 1  
Deleted information regarding HART digital communication throughout document ............................................................. 1  
Added footnote regarding small-signal measurement with no capacitive load in Electrical Characteristics (Voltage  
Output Mode) ........................................................................................................................................................................ 3  
Corrected Nominal setup for ±20mA Output parameter from ±20V Output in Electrical Characteristics (Current  
Output Mode) ........................................................................................................................................................................ 4  
Changed Common-Mode Voltage Range parameter to Input Voltage Range in Electrical Characteristics  
(Instrumentation Amplifier) .................................................................................................................................................... 6  
Added conditions to Short Circuit Current parameter in Electrical Characteristics (Instrumentation Amplifier) ................... 6  
Changed last paragraph of Driver Output Disable section ................................................................................................. 22  
Corrected footnote to Table 1 ............................................................................................................................................. 22  
Revised Over-Temperature Flag description in Error Flags section to indicate the need for a 2.2kΩ resistor .................. 25  
Revised Power On/Off Glitch section and added Figure 47 ............................................................................................... 27  
Updated and combined QFN Package and Heat Sinking sections .................................................................................... 28  
Added Power Dissipation section ....................................................................................................................................... 29  
30  
Copyright © 20052011, Texas Instruments Incorporated  
PACKAGE OPTION ADDENDUM  
www.ti.com  
11-Apr-2013  
PACKAGING INFORMATION  
Orderable Device  
XTR300AIRGWR  
XTR300AIRGWRG4  
XTR300AIRGWT  
Status Package Type Package Pins Package  
Eco Plan Lead/Ball Finish  
MSL Peak Temp  
Op Temp (°C)  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
Top-Side Markings  
Samples  
Drawing  
Qty  
(1)  
(2)  
(3)  
(4)  
ACTIVE  
VQFN  
VQFN  
VQFN  
VQFN  
RGW  
20  
20  
20  
20  
3000  
Green (RoHS  
& no Sb/Br)  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
CU NIPDAU  
Level-2-260C-1 YEAR  
Level-2-260C-1 YEAR  
Level-2-260C-1 YEAR  
Level-2-260C-1 YEAR  
XTR  
300  
ACTIVE  
ACTIVE  
ACTIVE  
RGW  
RGW  
RGW  
3000  
250  
Green (RoHS  
& no Sb/Br)  
XTR  
300  
Green (RoHS  
& no Sb/Br)  
XTR  
300  
XTR300AIRGWTG4  
250  
Green (RoHS  
& no Sb/Br)  
XTR  
300  
(1) The marketing status values are defined as follows:  
ACTIVE: Product device recommended for new designs.  
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.  
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.  
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.  
OBSOLETE: TI has discontinued the production of the device.  
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability  
information and additional product content details.  
TBD: The Pb-Free/Green conversion plan has not been defined.  
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that  
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.  
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between  
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.  
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight  
in homogeneous material)  
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.  
(4)  
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a  
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.  
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information  
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and  
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.  
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.  
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.  
Addendum-Page 1  
PACKAGE OPTION ADDENDUM  
www.ti.com  
11-Apr-2013  
Addendum-Page 2  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
26-Jan-2013  
TAPE AND REEL INFORMATION  
*All dimensions are nominal  
Device  
Package Package Pins  
Type Drawing  
SPQ  
Reel  
Reel  
A0  
B0  
K0  
P1  
W
Pin1  
Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant  
(mm) W1 (mm)  
XTR300AIRGWR  
XTR300AIRGWT  
VQFN  
VQFN  
RGW  
RGW  
20  
20  
3000  
250  
330.0  
180.0  
12.4  
12.4  
5.3  
5.3  
5.3  
5.3  
1.5  
1.5  
8.0  
8.0  
12.0  
12.0  
Q2  
Q2  
Pack Materials-Page 1  
PACKAGE MATERIALS INFORMATION  
www.ti.com  
26-Jan-2013  
*All dimensions are nominal  
Device  
Package Type Package Drawing Pins  
SPQ  
Length (mm) Width (mm) Height (mm)  
XTR300AIRGWR  
XTR300AIRGWT  
VQFN  
VQFN  
RGW  
RGW  
20  
20  
3000  
250  
367.0  
210.0  
367.0  
185.0  
35.0  
35.0  
Pack Materials-Page 2  
IMPORTANT NOTICE  
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other  
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest  
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and  
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale  
supplied at the time of order acknowledgment.  
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms  
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary  
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily  
performed.  
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and  
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide  
adequate design and operating safeguards.  
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or  
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information  
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or  
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the  
third party, or a license from TI under the patents or other intellectual property of TI.  
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration  
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered  
documentation. Information of third parties may be subject to additional restrictions.  
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service  
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.  
TI is not responsible or liable for any such statements.  
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements  
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support  
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which  
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause  
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use  
of any TI components in safety-critical applications.  
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to  
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and  
requirements. Nonetheless, such components are subject to these terms.  
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties  
have executed a special agreement specifically governing such use.  
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in  
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components  
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and  
regulatory requirements in connection with such use.  
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of  
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.  
Products  
Applications  
Audio  
www.ti.com/audio  
amplifier.ti.com  
dataconverter.ti.com  
www.dlp.com  
Automotive and Transportation www.ti.com/automotive  
Communications and Telecom www.ti.com/communications  
Amplifiers  
Data Converters  
DLP® Products  
DSP  
Computers and Peripherals  
Consumer Electronics  
Energy and Lighting  
Industrial  
www.ti.com/computers  
www.ti.com/consumer-apps  
www.ti.com/energy  
dsp.ti.com  
Clocks and Timers  
Interface  
www.ti.com/clocks  
interface.ti.com  
logic.ti.com  
www.ti.com/industrial  
www.ti.com/medical  
Medical  
Logic  
Security  
www.ti.com/security  
Power Mgmt  
Microcontrollers  
RFID  
power.ti.com  
Space, Avionics and Defense  
Video and Imaging  
www.ti.com/space-avionics-defense  
www.ti.com/video  
microcontroller.ti.com  
www.ti-rfid.com  
www.ti.com/omap  
OMAP Applications Processors  
Wireless Connectivity  
TI E2E Community  
e2e.ti.com  
www.ti.com/wirelessconnectivity  
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2013, Texas Instruments Incorporated  
厂商 型号 描述 页数 下载

ETC

XTR100 [ ] 12 页

BB

XTR100AM [ Instrumentation Amplifier, 1 Func, 50uV Offset-Max, MDIP14, ] 12 页

BB

XTR100AP [ Instrumentation Amplifier, 1 Func, 50uV Offset-Max, PDIP14, ] 12 页

BB

XTR100BM [ Instrumentation Amplifier, 1 Func, 25uV Offset-Max, MDIP14, ] 12 页

BB

XTR100BP [ Instrumentation Amplifier, 1 Func, 25uV Offset-Max, PDIP14, ] 12 页

BB

XTR101 高精度,低漂移的4-20mA两线制变送器[ Precision, Low Drift 4-20mA TWO-WIRE TRANSMITTER ] 15 页

TI

XTR101 高精度,低漂移的4-20mA两线制变送器[ Precision, Low Drift 4-20mA TWO-WIRE TRANSMITTER ] 25 页

BB

XTR101AG 高精度,低漂移的4-20mA两线制变送器[ Precision, Low Drift 4-20mA TWO-WIRE TRANSMITTER ] 15 页

TI

XTR101AG 高精度,低漂移的4-20mA两线制变送器[ Precision, Low Drift 4-20mA TWO-WIRE TRANSMITTER ] 25 页

BB

XTR101AG-BI [ Instrumentation Amplifier, 1 Func, 60uV Offset-Max, CDIP14, ] 13 页

PDF索引:

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

IC型号索引:

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

Copyright 2024 gkzhan.com Al Rights Reserved 京ICP备06008810号-21 京

0.246194s