请登录

免费注册
全部商品
电子元器件
方案中心
工业品
PDF资料
购物车 0
上传BOM

产品分类

找货询价

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

QQ咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

会员中心
购物车
技术支持

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

售后咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

5T2010BBGI8

型号：

5T2010BBGI8

品牌：

IDT[ INTEGRATED DEVICE TECHNOLOGY ]

页数：

24 页

PDF大小：

201 K

下载PDF手册
2.5V ZERO DELAY PLL  
CLOCK DRIVER TERACLOCK™  
IDT5T2010  
FEATURES:  
DESCRIPTION:  
• 2.5VDD  
The IDT5T2010 is a 2.5V PLL clock driver intended for high perfor-  
• 5 pairs of outputs  
mancecomputinganddata-communicationsapplications. TheIDT5T2010  
hastenoutputsinfivebanksoftwo,plusadedicateddifferentialfeedback.  
The redundant input capability allows for a smooth change over to a  
secondary clock source when the primary clock source is absent.  
The feedbackbankallows divide-by-functionalityfrom1to12through  
the use of the DS[1:0] inputs. This provides the user with frequency  
multiplication1to12withoutusingdividedoutputsforfeedback. Eachoutput  
bank also allows for a divide-by functionality of 2 or 4.  
The IDT5T2010 features a user-selectable, single-ended or differential  
inputtotensingle-endedoutputs. Theclockdriveralsoactsasatranslatorfrom  
a differential HSTL, eHSTL, 1.8V/2.5V LVTTL, LVEPECL, or single-ended  
1.8V/2.5V LVTTL input to HSTL, eHSTL, or 1.8V/2.5V LVTTL outputs.  
Selectableinterfaceiscontrolledby3-levelinputsignalsthatmaybehard-wired  
to appropriate high-mid-low levels. The outputs can be synchronously  
enabled/disabled.  
• Low skew: 50ps same pair, 100ps all outputs  
• Selectable positive or negative edge synchronization  
• Tolerant of spread spectrum input clock  
• Synchronous output enable  
• Selectable inputs  
• Input frequency: 4.17MHz to 250MHz  
• Output frequency: 12.5MHz to 250MHz  
• 1.8V / 2.5V LVTTL: up to 250MHz  
• HSTL / eHSTL: up to 250MHz  
• Hot insertable and over-voltage tolerant inputs  
• 3-level inputs for selectable interface  
• 3-level inputs for feedback divide selection with multiply ratios  
of(1-6, 8, 10, 12)  
• Selectable HSTL, eHSTL, 1.8V/2.5V LVTTL, or LVEPECL input  
interface  
• Selectable differential or single-ended inputs and ten single-  
ended outputs  
Furthermore,whenPEisheldhigh,alltheoutputsaresynchronizedwith  
thepositiveedgeoftheREFclockinput.WhenPEisheldlow,alltheoutputs  
are synchronized with the negative edge of REF.  
• PLL bypass for DC testing  
• External differential feedback, internal loop filter  
• Low Jitter: <75ps cycle-to-cycle  
• Power-down mode  
• Lock indicator  
• Available in BGA and VFQFPN packages  
TxS  
FUNCTIONALBLOCKDIAGRAM  
1sOE  
1Q0  
OMODE  
Divide  
Select  
1Q1  
1F2:1  
2sOE  
2Q0  
PE  
PD  
FS LOCK  
Divide  
Select  
PLL_EN  
2Q1  
FB  
/N  
2F2:1  
3
3
FB/  
VREF2  
3sOE  
3Q0  
3Q1  
DS1:0  
Divide  
Select  
PLL  
0
1
REF0  
3F2:1  
REF0/  
VREF0  
4sOE  
5sOE  
0
1
4Q0  
4Q1  
Divide  
Select  
RxS  
REF1  
4F2:1  
REF1/  
VREF1  
REF_SEL  
Divide  
Select  
5Q0  
5Q1  
5F2:1  
QFB  
QFB  
Divide  
Select  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
FBF2:1  
INDUSTRIAL TEMPERATURE RANGE  
MARCH 2006  
1
c
2006 Integrated Device Technology, Inc.  
DSC 5981/29  
IDT5T2010  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
INDUSTRIALTEMPERATURERANGE  
PINCONFIGURATION  
2
4
6
8
11  
1
3
5
7
9
10  
12  
1Q0  
GND  
GND  
2Q1  
2Q0  
2sOE  
2F2  
VDD  
1F2  
1sOE  
VDDQ  
1Q1  
A
B
A
B
VDD  
VDD  
VDD  
NC  
1F1  
GND  
GND  
2F1  
NC  
VDDQ  
VDDQ  
VDDQ  
3F2  
3sOE  
OMODE VDD  
VDD  
VDD  
NC  
VDD  
GND  
GND  
GND  
GND  
GND  
GND  
GND  
GND  
GND  
GND  
GND  
GND  
GND  
GND  
GND  
GND  
VDDQ  
VDDQ  
NC  
C
D
E
F
C
D
E
F
REF_  
GND  
SEL  
3Q0  
3Q1  
VDD  
VDD  
VDD  
VDDQ  
VDDQ  
VDDQ  
VDDQ  
VDDQ  
VDDQ  
REF1  
REF1  
3F1  
/VREF1  
REF0  
REF0  
VDD  
VDDQ  
VDDQ  
/VREF0  
FB  
FB  
VDD  
VDD  
GND  
GND  
GND  
GND  
FBF1  
GND  
GND  
GND  
GND  
GND  
GND  
GND  
VDDQ  
VDDQ  
VDDQ  
4F1  
VDDQ  
4Q1  
G
H
G
H
/VREF2  
PLL_  
PD  
EN  
PE  
VDD  
VDD  
FS  
VDD  
VDD  
VDD  
NC  
GND  
GND  
GND  
GND  
VDDQ  
VDDQ  
VDDQ  
NC  
VDDQ  
VDDQ  
VDDQ  
VDDQ  
GND  
GND  
GND  
5F1  
RxS  
LOCK  
VDD  
TxS  
VDD  
VDD  
NC  
4Q0  
J
J
4sOE  
K
K
VDDQ  
VDDQ  
L
4F2  
L
DS1  
FBF2  
QFB  
QFB  
GND  
GND  
5Q1  
5Q0  
5F2  
VDDQ  
M
DS0  
5sOE  
M
1
3
4
5
6
7
8
9
10  
11  
12  
2
BGA  
TOP VIEW  
2
IDT5T2010  
INDUSTRIALTEMPERATURERANGE  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
PINCONFIGURATION  
VDD  
3F2  
51  
50  
49  
48  
47  
46  
1
REF_SEL  
VDD  
2
REF1  
3sOE  
VDDQ  
3
4
REF1/VREF1  
REF0  
VDDQ  
3Q0  
5
REF0/VREF0  
6
45  
3Q1  
3F1  
7
FB  
44  
43  
42  
FB/VREF2  
8
GND  
VDD  
9
VDD  
PE  
10  
11  
12  
13  
14  
15  
16  
17  
4F1  
4Q1  
41  
40  
39  
PD  
PLL_EN  
VDD  
4Q0  
VDDQ  
38  
VDDQ  
4sOE  
4F2  
RxS  
TxS  
37  
36  
35  
LOCK  
VDD  
VDD  
VFQFPN  
TOP VIEW  
3
IDT5T2010  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
INDUSTRIALTEMPERATURERANGE  
ABSOLUTEMAXIMUMRATINGS(1)  
CAPACITANCE(TA = +25°C, f = 1MHz, VIN = 0V)  
Parameter Description  
Min.  
2.5  
Typ. Max.  
Unit  
pF  
Symbol  
Description  
Max  
–0.5 to +3.6  
–0.5 to +3.6  
–0.5 to VDDQ +0.5  
–0.5 to +3.6  
150  
Unit  
V
VDDQ, VDD Power Supply Voltage(2)  
CIN  
InputCapacitance  
OutputCapacitance  
3
3.5  
7
VI  
Input Voltage  
V
COUT  
—
6.3  
pF  
VO  
Output Voltage  
V
NOTE:  
1. Capacitance applies to all inputs except RxS, TxS, nF[2:1], FBF[2:1], and DS[1:0].  
VREF  
TJ  
Reference Voltage(3)  
Junction Temperature  
Storage Temperature  
V
° C  
° C  
TSTG  
–65 to +165  
NOTES:  
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause  
permanent damage to the device. This is a stress rating only and functional operation  
of the device at these or any other conditions above those indicated in the operational  
sections of this specification is not implied. Exposure to absolute maximum rating  
conditions for extended periods may affect reliability.  
2. VDDQ and VDD internally operate independently. No power sequencing requirements  
need to be met.  
3. Not to exceed 3.6V.  
RECOMMENDEDOPERATINGRANGE  
Symbol  
Description  
Min.  
–40  
2.3  
Typ.  
+25  
2.5  
Max.  
+85  
2.7  
Unit  
° C  
V
TA  
AmbientOperatingTemperature  
InternalPowerSupplyVoltage  
(1)  
VDD  
HSTLOutputPowerSupplyVoltage  
ExtendedHSTLand1.8VLVTTLOutputPowerSupplyVoltage  
1.4  
1.65  
1.5  
1.8  
1.6  
1.95  
V
V
(1)  
VDDQ  
2.5VLVTTLOutputPowerSupplyVoltage  
TerminationVoltage  
VDD  
V
V
VT  
VDDQ / 2  
NOTE:  
1. All power supplies should operate in tandem. If VDD or VDDQ is at maximum, then VDDQ or VDD (respectively) should be at maximum, and vice-versa.  
PINDESCRIPTION  
Symbol  
I/O  
Type  
Description  
REF[1:0]  
I
I
Adjustable(1) Clockinput. REF[1:0] is the"true"sideofthedifferentialclockinput. Ifoperatinginsingle-endedmode,REF[1:0] is theclockinput.  
Adjustable(1)  
REF[1:0]/  
VREF[1:0]  
Complementaryclockinput. REF[1:0]/VREF[1:0]isthe"complementary"sideofREF[1:0] iftheinputisindifferentialmode. Ifoperating  
insingle-endedmode,REF[1:0]/VREF[1:0] isleftfloating. Forsingle-endedoperationindifferentialmode,REF[1:0]/VREF[1:0]shouldbeset  
tothedesiredtogglevoltageforREF[1:0]:  
2.5VLVTTL  
1.8VLVTTL,eHSTL  
HSTL  
VREF =1250mV(SSTL2compatible)  
VREF = 900mV  
VREF = 750mV  
LVEPECL  
VREF = 1082mV  
FB  
I
I
Adjustable(1) Clockinput. FBisthe"true"sideofthedifferentialfeedbackclockinput. Ifoperatinginsingle-endedmode,FBisthefeedbackclockinput.  
FB/VREF2  
Adjustable(1) Complementaryfeedbackclockinput. FB/VREF2isthe"complementary"sideofFBiftheinputisindifferentialmode. Ifoperatinginsingle-  
endedmode,FB/VREF2isleftfloating. Forsingle-endedoperationindifferentialmode, FB/VREF2shouldbesettothedesiredtogglevoltage  
for FB:  
2.5VLVTTL  
1.8VLVTTL,eHSTL  
HSTL  
VREF =1250mV(SSTL2compatible)  
VREF = 900mV  
VREF = 750mV  
LVEPECL  
VREF = 1082mV  
NOTE:  
1. Inputs are capable of translating the following interface standards. User can select between:  
Single-ended 2.5V LVTTL levels  
Single-ended 1.8V LVTTL levels  
or  
Differential 2.5V/1.8V LVTTL levels  
Differential HSTL and eHSTL levels  
Differential LVEPECL levels  
4
IDT5T2010  
INDUSTRIALTEMPERATURERANGE  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
PINDESCRIPTION,CONTINUED  
Symbol  
REF_SEL  
nsOE  
I/O  
Type  
Description  
(1)  
I
I
LVTTL  
Reference clock select. When LOW, selects REF0 and REF0/VREF0. When HIGH, selects REF1 and REF1/VREF1.  
(1)  
LVTTL  
Synchronousoutputenable. WhennsOEisHIGH,nQ[1:0]aresynchronouslystopped. OMODEselectswhethertheoutputsaregated  
LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the  
nQ[1:0] is stopped in a HIGH/LOW state. When OMODE is LOW, the outputs are tri-stated. Set nsOE LOW for normal operation.  
QFB  
QFB  
nQ[1:0]  
RxS  
O
O
O
I
Adjustable(2) Feedbackclockoutput  
Adjustable(2) Complementaryfeedbackclockoutput  
Adjustable(2) Fivebanks oftwooutputs  
(3)  
3-Level  
Selects single-ended2.5VLVTTL(HIGH), 1.8VLVTTL(MID)REFclockinputordifferential(LOW)REFclockinput  
(3)  
TxS  
I
3-Level  
Setsthedrivestrengthoftheoutputdriversandfeedbackinputstobe2.5VLVTTL(HIGH),1.8VLVTTL(MID)orHSTL/eHSTL(LOW)  
compatible. UsedinconjuctionwithVDDQ tosettheinterfacelevels.  
(1)  
PE  
I
LVTTL  
Selectablepositiveornegativeedgecontrol. WhenLOW/HIGHtheoutputsaresynchronizedwiththenegative/positiveedgeofthereference  
clock(hasinternalpull-up).  
(1)  
nF[2:1]  
FBF[2:1]  
FS  
I
I
I
I
I
I
LVTTL  
Functionselectinputs fordivide-by-2,divide-by-4,zerodelay,orinvertoneachbank(SeeControlSummarytable)  
Functionselectinputsfordivide-by-2,divide-by-4,zerodelay,orinvertonthefeedbackbank(SeeControlSummarytable)  
Selectsappropriateoscillatorcircuitbasedonanticipatedfrequencyrange. (SeeVCOFrequencyRangeSelect.)  
3-levelinputsforfeedbackinputdividerselection(SeeDivideSelectiontable)  
(1)  
LVTTL  
(1)  
LVTTL  
(3)  
DS[1:0]  
PLL_EN  
PD  
3-Level  
(1)  
LVTTL  
PLLenable/disablecontrol. SetLOWfornormaloperation. WhenPLL_ENisHIGH,thePLLisdisabledandREF[1:0]goestoalloutputs.  
(1)  
LVTTL  
Powerdowncontrol. WhenPDisLOW,theinputsaredisabledandinternalswitchingisstopped. OMODEselectswhethertheoutputs  
are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/  
HIGH, the nQ[1:0] and QFB are stopped in a HIGH/LOW state, while the QFB is stopped in a LOW/HIGH state. When OMODE is  
LOW,theoutputs aretri-stated. SetPDHIGHfornormaloperation.  
LOCK  
O
I
LVTTL  
PLLlockindicationsignal. HIGHindicateslock. LOWindicatesthatthePLLisnotlockedandoutputsmaynotbesynchronizedtothe  
inputs. Theoutputwillbe2.5VLVTTL. (FormoreinformationonapplicationspecificuseoftheLOCKpin,pleaseseeAN237.)  
(1)  
OMODE  
LVTTL  
Outputdisablecontrol. Determinestheoutputs'disablestate. UsedinconjunctionwithnsOEandPD. (SeeOutputEnable/Disableand  
Powerdowntables.)  
VDDQ  
VDD  
PWR  
PWR  
PWR  
Powersupplyforoutputbuffers. Whenusing2.5VLVTTL,VDDQshouldbeconnectedtoVDD.  
Powersupplyforphaselockedloop,lockoutput,inputs,andotherinternalcircuitry  
Ground  
GND  
NOTES:  
1. Pins listed as LVTTL inputs will accept 2.5V signals under all conditions. If the output is operating at 1.8V or 1.5V, the LVTTL inputs will accept 1.8V LVTTL signals as well.  
2. Outputs are user selectable to drive 2.5V, 1.8V LVTTL, eHSTL, or HSTL interface levels when used with the appropriate VDDQ voltage.  
3. 3-level inputs are static inputs and must be tied to VDD or GND or left floating. These inputs are not hot-insertable or over voltage tolerant.  
OUTPUTENABLE/DISABLE  
nsOE  
L
OMODE  
Output  
NormalOperation  
Tri-State  
VCOFREQUENCYRANGESELECT  
X
L
FS(1)  
LOW  
HIGH  
Min.  
50  
Max.  
125  
Unit  
MHz  
MHz  
H
H
H
Gated(1)  
100  
250  
NOTE:  
NOTE:  
1. PE determines the level at which the outputs stop. When PE is LOW/HIGH, the  
nQ[1:0] is stopped in a HIGH/LOW state.  
1. The level to be set on FS is determined by the nominal operating frequency of the  
VCO. The VCO frequency (FNOM) always appears at nQ[1:0] outputs when they are  
operated in their undivided modes. The frequency appearing at the REF[1:0] and  
REF[1:0] /VREF[1:0] and FB and FB/VREF2 inputs will be FNOM when the QFB and QFB  
are undivided and DS[1:0] = MM. The frequency of REF[1:0] and REF[1:0] /VREF[1:0]  
and FB and FB/VREF2 inputs will be FNOM/2 or FNOM/4 when the part is configured for  
frequency multiplication by using a divided QFB and QFB and setting DS[1:0] = MM.  
Using the DS[1:0] inputs allows a different method for frequency multiplication (see  
Divide Selection table).  
POWERDOWN  
PD  
H
L
OMODE  
Output  
NormalOperation  
Tri-State  
X
L
L
H
Gated(1)  
NOTE:  
1. PE determines the level at which the outputs stop. When PE is LOW/HIGH, the  
nQ[1:0] and QFB are stopped in a HIGH/LOW state, while the QFB is stopped in a  
LOW/HIGH state.  
5
IDT5T2010  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
INDUSTRIALTEMPERATURERANGE  
EXTERNALDIFFERENTIALFEEDBACK  
By providing a dedicated external differential feedback, the IDT5T2010  
gives users flexibility with regard to divide selection. The FB and FB/  
VREF2 signals are compared with the input REF[1:0] and REF[1:0]/VREF[1:0]  
signals at the phase detector in order to drive the VCO. Phase differ-  
ences cause the VCO of the PLL to adjust upwards or downwards  
accordingly.  
An internal loop filter moderates the response of the VCO to the  
phase detector. The loop filter transfer function has been chosen to  
provide minimal jitter (or frequency variation) while still providing accu-  
rate responses to input frequency changes.  
DIVIDESELECTIONTABLE  
(1)  
DS[1:0]  
LL  
Divide-by-n  
Permitted Output Divide-by-n connected to FB and FB/VREF2  
2
3
1, 2  
1
LM  
LH  
4
1, 2  
1, 2  
1, 2, 4  
1, 2  
1
ML  
5
MM  
MH  
HL  
1
6
8
HM  
HH  
10  
12  
1
1
NOTE:  
1. Permissible output division ratios connected to FB and FB/VREF2. The frequencies of the REF[1:0] and REF[1:0]/VREF[1:0] inputs will be FNOM/N when the parts are configured for  
frequency multiplication by using an undivided output for FB and FB/VREF2 and setting DS[1:0] to N (N = 1-6, 8, 10, 12).  
CONTROLSUMMARYTABLEFORALL  
OUTPUTS  
nF2/FBF2  
nF1/FBF1  
Output Skew  
Divide by 2  
ZeroDelay  
Inverted  
L
L
L
H
L
H
H
H
Divide by 4  
6
IDT5T2010  
INDUSTRIALTEMPERATURERANGE  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
INPUT/OUTPUTSELECTION(1)  
Input  
Output  
Input  
Output  
2.5VLVTTL  
2.5V LVTTL SE  
1.8V LVTTL SE  
2.5V LVTTL DSE  
1.8V LVTTL DSE  
LVEPECL DSE  
eHSTL DSE  
eHSTL  
2.5V LVTTL SE  
1.8V LVTTL SE  
2.5V LVTTL DSE  
1.8V LVTTL DSE  
LVEPECL DSE  
eHSTL DSE  
HSTL DSE  
HSTL DSE  
2.5VLVTTLDIF  
1.8VLVTTLDIF  
LVEPECL DIF  
eHSTL DIF  
2.5VLVTTLDIF  
1.8VLVTTLDIF  
LVEPECL DIF  
eHSTL DIF  
HSTL DIF  
HSTL DIF  
2.5V LVTTL SE  
1.8V LVTTL SE  
2.5V LVTTL DSE  
1.8V LVTTL DSE  
LVEPECL DSE  
eHSTL DSE  
HSTL  
2.5V LVTTL SE  
1.8V LVTTL SE  
2.5V LVTTL DSE  
1.8V LVTTL DSE  
LVEPECL DSE  
eHSTL DSE  
1.8VLVTTL  
HSTL DSE  
HSTL DSE  
2.5VLVTTLDIF  
1.8VLVTTLDIF  
LVEPECL DIF  
eHSTL DIF  
2.5VLVTTLDIF  
1.8VLVTTLDIF  
LVEPECL DIF  
eHSTL DIF  
HSTL DIF  
HSTL DIF  
NOTE:  
1. The INPUT/OUTPUT SELECTION Table describes the total possible combinations of input and output interfaces. Single-Ended (SE) inputs in a single-ended mode require the  
REF[1:0] /VREF[1:0] and FB/VREF2 pins to be left floating. Differential Single-Ended (DSE) is for single-ended operation in differential mode, requiring VREF[1:0] and VREF2. Differential  
(DIF) inputs are used only in differential mode.  
DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGE  
Symbol  
VIHH  
Parameter  
Test Conditions  
Min.  
Max  
Unit  
V
(1)  
Input HIGH Voltage Level  
3-Level Inputs Only  
3-Level Inputs Only  
3-Level Inputs Only  
VIN = VDD  
VDD – 0.4  
—
(1)  
VIMM  
InputMIDVoltage Level  
VDD/2 – 0.2 VDD/2 + 0.2  
V
(1)  
VILL  
InputLOWVoltageLevel  
—
—
0.4  
200  
+50  
—
V
HIGH Level  
MID Level  
LOW Level  
I3  
3-LevelInputDCCurrent  
(RxS, TxS, DS[1:0])  
VIN = VDD/2  
–50  
μA  
μA  
VIN = GND  
–200  
–100  
IPU  
Input Pull-Up Current (PE)  
VDD = Max., VIN = GND  
—
NOTE:  
1. These inputs are normally wired to VDD, GND, or left floating. Internal termination resistors bias unconnected inputs to VDD/2. If these inputs are switched dynamically after powerup,  
the function and timing of the outputs may be glitched, and the PLL may require additional tLOCK time before all datasheet limits are achieved.  
7
IDT5T2010  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
INDUSTRIALTEMPERATURERANGE  
DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGEFORHSTL(1)  
Symbol  
Parameter  
Test Conditions  
Min.  
Typ.(7)  
Max  
Unit  
InputCharacteristics  
IIH  
IIL  
Input HIGH Current  
VDD = 2.7V  
VDD = 2.7V  
VI = VDDQ/GND  
VI = GND/VDDQ  
—
—
—
—
±5  
±5  
μA  
InputLOWCurrent  
VIK  
ClampDiodeVoltage  
DCInputVoltage  
DCDifferentialVoltage(2,8)  
DC Common Mode Input Voltage(3,8)  
VDD = 2.3V, IIN = -18mA  
—
- 0.7  
- 1.2  
+3.6  
—
V
VIN  
VDIF  
VCM  
VIH  
VIL  
- 0.3  
0.2  
V
V
680  
750  
750  
900  
mV  
mV  
mV  
mV  
(4,5,8)  
DC Input HIGH  
VREF + 100  
—
—
(4,6,8)  
DC Input LOW  
VREF - 100  
—
VREF  
Single-EndedReferenceVoltage(4,8)  
—
OutputCharacteristics  
VOH  
VOL  
VOX  
OutputHIGHVoltage  
IOH = -8mA  
IOH = -100μA  
IOL = 8mA  
VDDQ - 0.4  
VDDQ - 0.1  
—
—
V
V
—
0.4  
OutputLOWVoltage  
IOL = 100μA  
—
0.1  
FB/FB OutputCrossingPoint  
VDDQ/2 - 150  
VDDQ/2  
VDDQ/2 + 150  
mV  
NOTES:  
1. See RECOMMENDED OPERATING RANGE table.  
2. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode  
only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching  
to a new state.  
3. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.  
4. For single-ended operation, in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].  
5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.  
6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.  
7. Typical values are at VDD = 2.5V, VDDQ = 1.5V, +25°C ambient.  
8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)  
POWERSUPPLYCHARACTERISTICSFORHSTLOUTPUTS(1)  
Symbol  
Parameter  
Test Conditions(2)  
Typ.  
Max  
Unit  
IDDQ  
Quiescent VDD Power Supply Current(3)  
VDDQ = Max., REF = LOW, PD = HIGH, nSOE = LOW,  
PLL_EN = HIGH, DS[1:0] = MM, nF[2:1] = LH,  
FBF[2:1]=LH,Outputsenabled,Alloutputsunloaded  
VDDQ = Max., REF = LOW, PD = HIGH, nSOE = LOW,  
PLL_EN = HIGH, DS[1:0] = MM, nF[2:1] = LH,  
FBF[2:1]=LH,Outputsenabled,Alloutputsunloaded  
VDD = Max., PD = LOW, nSOE = LOW, PLL_EN = HIGH  
VDD = Max., VDDQ = Max., CL = 0pF  
15  
25  
mA  
IDDQQ  
Quiescent VDDQ Power Supply Current(3)  
0.7  
50  
μA  
IDDPD  
IDDD  
Power Down Current  
0.8  
13  
3
mA  
Dynamic VDD Power Supply  
CurrentperOutput  
20  
μA/MHz  
IDDDQ  
ITOT  
Dynamic VDDQ Power Supply  
CurrentperOutput  
Total Power VDD Supply Current(4)  
VDD = Max., VDDQ = Max., CL = 0pF  
16  
25  
μA/MHz  
mA  
VDDQ = 1.5V, FVCO = 100MHz, CL = 15pF  
VDDQ = 1.5V, FVCO = 250MHz, CL = 15pF  
VDDQ = 1.5V, FVCO = 100MHz, CL = 15pF  
VDDQ = 1.5V, FVCO = 250MHz, CL = 15pF  
35  
55  
45  
80  
55  
85  
ITOTQ  
Total Power VDDQ Supply Current(4)  
70  
mA  
120  
NOTES:  
1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.  
2. The termination resistors are excluded from these measurements.  
3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.  
4. FS = HIGH.  
8
IDT5T2010  
INDUSTRIALTEMPERATURERANGE  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
DIFFERENTIAL INPUT AC TEST CONDITIONS FOR HSTL  
Symbol  
VDIF  
Parameter  
Value  
Units  
V
InputSignalSwing(1)  
1
VX  
DifferentialInputSignalCrossingPoint(2)  
750  
CrossingPoint  
1
mV  
V
(3)  
VTHI  
InputTimingMeasurementReferenceLevel  
InputSignalEdgeRate(4)  
tR,tF  
V/ns  
NOTES:  
1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC)  
specification under actual use conditions.  
2. A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VX specification under  
actual use conditions.  
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.  
4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.  
DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGEFOReHSTL(1)  
Symbol  
Parameter  
Test Conditions  
Min.  
Typ.(7)  
Max  
Unit  
InputCharacteristics  
IIH  
IIL  
Input HIGH Current  
VDD = 2.7V  
VDD = 2.7V  
VI = VDDQ/GND  
VI = GND/VDDQ  
—
—
—
—
±5  
±5  
μA  
InputLOWCurrent  
VIK  
VIN  
VDIF  
VCM  
VIH  
VIL  
ClampDiodeVoltage  
VDD = 2.3V, IIN = -18mA  
—
- 0.7  
- 1.2  
+3.6  
—
V
DCInputVoltage  
- 0.3  
0.2  
V
DCDifferentialVoltage(2,8)  
DC Common Mode Input Voltage(3,8)  
V
800  
900  
900  
1000  
—
mV  
mV  
mV  
mV  
(4,5,8)  
DC Input HIGH  
VREF + 100  
—
(4,6,8)  
DC Input LOW  
VREF - 100  
—
VREF  
Single-EndedReferenceVoltage(4,8)  
—
OutputCharacteristics  
VOH  
VOL  
VOX  
OutputHIGHVoltage  
IOH = -8mA  
IOH = -100μA  
IOL = 8mA  
VDDQ - 0.4  
VDDQ - 0.1  
—
—
V
V
—
0.4  
OutputLOWVoltage  
V
IOL = 100μA  
—
0.1  
V
FB/FB OutputCrossingPoint  
VDDQ/2 - 150  
VDDQ/2  
VDDQ/2 + 150  
mV  
NOTES:  
1. See RECOMMENDED OPERATING RANGE table.  
2. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode  
only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching  
to a new state.  
3. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.  
4. For single-ended operation, in a differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].  
5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.  
6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.  
7. Typical values are at VDD = 2.5V, VDDQ = 1.8V, +25°C ambient.  
8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)  
9
IDT5T2010  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
INDUSTRIALTEMPERATURERANGE  
POWERSUPPLYCHARACTERISTICSFOReHSTLOUTPUTS(1)  
Symbol  
Parameter  
Test Conditions(2)  
Typ.  
Max  
Unit  
IDDQ  
Quiescent VDD Power Supply Current(3)  
VDDQ = Max., REF = LOW, PD = HIGH, nSOE = LOW,  
PLL_EN = HIGH, DS[1:0] = MM, nF[2:1] = LH,  
FBF[2:1]=LH,Outputsenabled,Alloutputsunloaded  
VDDQ = Max., REF = LOW, PD = HIGH, nSOE = LOW,  
PLL_EN = HIGH, DS[1:0] = MM, nF[2:1] = LH,  
FBF[2:1]=LH,Outputsenabled,Alloutputsunloaded  
VDD = Max., PD = LOW, nSOE = LOW, PLL_EN = HIGH  
VDD = Max., VDDQ = Max., CL = 0pF  
15  
25  
mA  
IDDQQ  
Quiescent VDDQ Power Supply Current(3)  
1.7  
50  
μA  
IDDPD  
Power Down Current  
0.8  
13  
3
mA  
IDDD  
Dynamic VDD Power Supply  
CurrentperOutput  
20  
μA/MHz  
IDDDQ  
ITOT  
Dynamic VDDQ Power Supply  
VDD = Max., VDDQ = Max., CL = 0pF  
20  
30  
μA/MHz  
mA  
CurrentperOutput  
Total Power VDD Supply Current(4)  
VDDQ = 1.8V, FVCO = 100MHz, CL = 15pF  
VDDQ = 1.8V, FVCO = 250MHz, CL = 15pF  
VDDQ = 1.8V, FVCO = 100MHz, CL = 15pF  
VDDQ = 1.8V, FVCO = 250MHz, CL = 15pF  
35  
55  
55  
85  
ITOTQ  
Total Power VDDQ Supply Current(4)  
50  
75  
mA  
115  
175  
NOTES:  
1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.  
2. The termination resistors are excluded from these measurements.  
3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.  
4. FS = HIGH.  
DIFFERENTIAL INPUT AC TEST CONDITIONS FOR eHSTL  
Symbol  
VDIF  
Parameter  
Value  
Units  
InputSignalSwing(1)  
1
V
mV  
V
VX  
DifferentialInputSignalCrossingPoint(2)  
900  
CrossingPoint  
1
(3)  
VTHI  
InputTimingMeasurementReferenceLevel  
InputSignalEdgeRate(4)  
tR,tF  
V/ns  
NOTES:  
1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC)  
specification under actual use conditions.  
2. A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VX specification under  
actual use conditions.  
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.  
4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.  
10  
IDT5T2010  
INDUSTRIALTEMPERATURERANGE  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGEFOR  
LVEPECL(1)  
Symbol  
Parameter  
Test Conditions  
Min.  
Typ.(2)  
Max  
Unit  
InputCharacteristics  
IIH  
IIL  
Input HIGH Current  
VDD = 2.7V  
VDD = 2.7V  
VI = VDDQ/GND  
VI = GND/VDDQ  
—
—
—
—
±5  
±5  
μA  
InputLOWCurrent  
VIK  
VIN  
VCM  
VREF  
VIH  
VIL  
ClampDiodeVoltage  
DCInputVoltage  
DC Common Mode Input Voltage(3,5)  
Single-EndedReferenceVoltage(4,5)  
DC Input HIGH  
VDD = 2.3V, IIN = -18mA  
—
- 0.7  
—
- 1.2  
3.6  
V
- 0.3  
915  
—
V
1082  
1082  
—
1248  
—
mV  
mV  
mV  
mV  
1275  
555  
1620  
875  
DC Input LOW  
—
NOTES:  
1. See RECOMMENDED OPERATING RANGE table.  
2. Typical values are at VDD = 2.5V, +25°C ambient.  
3. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.  
4. For single-ended operation while in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].  
5. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)  
DIFFERENTIALINPUT ACTESTCONDITIONSFORLVEPECL  
Symbol  
VDIF  
Parameter  
Value  
Units  
mV  
mV  
V
InputSignalSwing(1)  
732  
VX  
DifferentialInputSignalCrossingPoint(2)  
1082  
CrossingPoint  
1
(3)  
VTHI  
InputTimingMeasurementReferenceLevel  
InputSignalEdgeRate(4)  
tR,tF  
V/ns  
NOTES:  
1. The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC)  
specification under actual use conditions.  
2. A 1082mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VX specification  
under actual use conditions.  
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.  
4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.  
11  
IDT5T2010  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
INDUSTRIALTEMPERATURERANGE  
DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGEFOR2.5V  
LVTTL(1)  
Symbol  
Parameter  
Test Conditions  
Min.  
Typ.(8)  
Max  
Unit  
InputCharacteristics  
IIH  
IIL  
Input HIGH Current  
InputLOWCurrent  
ClampDiodeVoltage  
DCInputVoltage  
VDD = 2.7V  
VDD = 2.7V  
VI = VDDQ/GND  
VI = GND/VDDQ  
—
—
—
—
±5  
±5  
μA  
VIK  
VIN  
VDD = 2.3V, IIN = -18mA  
—
- 0.7  
- 1.2  
+3.6  
V
V
- 0.3  
Single-Ended Inputs(2)  
VIH  
DC Input HIGH  
DC Input LOW  
1.7  
—
—
V
V
VIL  
0.7  
DifferentialInputs  
VDIF  
VCM  
VIH  
DCDifferentialVoltage(3,9)  
DC Common Mode Input Voltage(4,9)  
0.2  
1150  
—
1350  
V
1250  
1250  
mV  
mV  
mV  
mV  
(5,6,9)  
DC Input HIGH  
VREF + 100  
—
—
(5,7,9)  
VIL  
DC Input LOW  
VREF - 100  
—
VREF  
Single-EndedReferenceVoltage(5,9)  
—
OutputCharacteristics  
VOH  
VOL  
OutputHIGHVoltage  
IOH = -12mA  
IOH = -100μA  
IOL = 12mA  
IOL = 100μA  
VDDQ - 0.4  
VDDQ - 0.1  
—
—
—
0.4  
0.1  
V
V
V
V
OutputLOWVoltage  
—
NOTES:  
1. See RECOMMENDED OPERATING RANGE table.  
2. For 2.5V LVTTL single-ended operation, the RxS pin is tied HIGH and REF[1:0]/VREF[1:0] is left floating. If TxS is HIGH, FB/VREF2 should be left floating.  
3. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode  
only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching  
to a new state.  
4. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.  
5. For single-ended operation, in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].  
6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.  
7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.  
8. Typical values are at VDD = 2.5V, VDDQ = VDD, +25°C ambient.  
9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)  
12  
IDT5T2010  
INDUSTRIALTEMPERATURERANGE  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
POWERSUPPLYCHARACTERISTICSFOR2.5VLVTTLOUTPUTS(1)  
Symbol  
Parameter  
Test Conditions(2)  
Typ.  
Max  
Unit  
IDDQ  
Quiescent VDD Power Supply Current(3)  
VDDQ = Max., REF = LOW, PD = HIGH, nSOE = LOW,  
PLL_EN = HIGH, DS[1:0] = MM, nF[2:1] = LH,  
FBF[2:1]=LH,Outputsenabled,Alloutputsunloaded  
VDDQ = Max., REF = LOW, PD = HIGH, nSOE = LOW,  
PLL_EN = HIGH, DS[1:0] = MM, nF[2:1] = LH,  
FBF[2:1]=LH,Outputsenabled,Alloutputsunloaded  
VDD = Max., PD = LOW, nSOE = LOW, PLL_EN = HIGH  
VDD = Max., VDDQ = Max., CL = 0pF  
15  
25  
mA  
IDDQQ  
Quiescent VDDQ Power Supply Current(3)  
12  
50  
μA  
IDDPD  
Power Down Current  
0.5  
15  
3
mA  
IDDD  
Dynamic VDD Power Supply  
CurrentperOutput  
25  
μA/MHz  
IDDDQ  
ITOT  
Dynamic VDDQ Power Supply  
VDD = Max., VDDQ = Max., CL = 0pF  
30  
40  
μA/MHz  
mA  
CurrentperOutput  
Total Power VDD Supply Current(4)  
VDDQ = 2.5V., FVCO = 100MHz, CL = 15pF  
VDDQ = 2.5V., FVCO = 250MHz, CL = 15pF  
VDDQ = 2.5V., FVCO = 100MHz, CL = 15pF  
VDDQ = 2.5V., FVCO = 250MHz, CL = 15pF  
40  
60  
60  
90  
ITOTQ  
Total Power VDDQ Supply Current(4)  
80  
120  
300  
mA  
200  
NOTES:  
1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.  
2. The termination resistors are excluded from these measurements.  
3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.  
4. FS = HIGH.  
DIFFERENTIAL INPUT AC TEST CONDITIONS FOR 2.5V LVTTL  
Symbol  
VDIF  
Parameter  
Value  
VDD  
Units  
InputSignalSwing(1)  
V
V
VX  
DifferentialInputSignalCrossingPoint(2)  
VDD/2  
(3)  
VTHI  
InputTimingMeasurementReferenceLevel  
InputSignalEdgeRate(4)  
CrossingPoint  
2.5  
V
tR, tF  
V/ns  
NOTES:  
1. A nominal 2.5V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF  
(AC) specification under actual use conditions.  
2. A nominal 1.25V crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VX specification  
under actual use conditions.  
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.  
4. The input signal edge rate of 2.5V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.  
SINGLE-ENDED INPUT AC TEST CONDITIONS FOR 2.5V LVTTL  
Symbol  
VIH  
Parameter  
Value  
VDD  
0
Units  
V
Input HIGH Voltage  
InputLOWVoltage  
VIL  
V
(1)  
VTHI  
InputTimingMeasurementReferenceLevel  
InputSignalEdgeRate(2)  
VDD/2  
2
V
tR,tF  
V/ns  
NOTES:  
1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.  
2. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.  
13  
IDT5T2010  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
INDUSTRIALTEMPERATURERANGE  
DCELECTRICALCHARACTERISTICSOVEROPERATINGRANGEFOR1.8V  
LVTTL(1)  
Symbol  
Parameter  
Test Conditions  
Min.  
Typ.(8)  
Max  
Unit  
InputCharacteristics  
IIH  
IIL  
Input HIGH Current  
InputLOWCurrent  
ClampDiodeVoltage  
DCInputVoltage  
VDD = 2.7V  
VDD = 2.7V  
VI = VDDQ/GND  
VI = GND/VDDQ  
—
—
—
—
±5  
±5  
μA  
VIK  
VIN  
VDD = 2.3V, IIN = -18mA  
—
- 0.7  
- 1.2  
V
V
- 0.3  
VDDQ + 0.3  
Single-Ended Inputs(2)  
(10)  
VIH  
DC Input HIGH  
DC Input LOW  
1.073  
—
—
V
V
(11)  
VIL  
0.683  
DifferentialInputs  
VDIF  
VCM  
VIH  
DCDifferentialVoltage(3,9)  
DC Common Mode Input Voltage(4,9)  
0.2  
825  
—
975  
V
900  
900  
mV  
mV  
mV  
mV  
(5,6,9)  
DC Input HIGH  
VREF + 100  
—
—
(5,7,9)  
VIL  
DC Input LOW  
VREF - 100  
—
VREF  
Single-EndedReferenceVoltage(5,9)  
—
OutputCharacteristics  
VOH  
VOL  
OutputHIGHVoltage  
IOH = -6mA  
IOH = -100μA  
IOL = 6mA  
VDDQ - 0.4  
VDDQ - 0.1  
—
—
—
0.4  
0.1  
V
V
V
V
OutputLOWVoltage  
IOL = 100μA  
—
NOTES:  
1. See RECOMMENDED OPERATING RANGE table.  
2. For 1.8V LVTTL single-ended operation, the RxS pin is MID and REF[1:0]/VREF[1:0] is left floating. If TxS is MID, FB/VREF2 should be left floating.  
3. VDIF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode  
only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching  
to a new state.  
4. VCM specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.  
5. For single-ended operation in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0]. The input is guaranteed to toggle within ±200mV of VREF[1:0] when VREF[1:0]  
is constrained within +600mV and VDDI-600mV, where VDDI is the nominal 1.8V power supply of the device driving the REF[1:0] input. To guarantee switching in voltage range  
specified in the JEDEC 1.8V LVTTL interface specification, VREF[1:0] must be maintained at 900mV with appropriate tolerances.  
6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.  
7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.  
8. Typical values are at VDD = 2.5V, VDDQ = 1.8V, +25°C ambient.  
9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)  
10. This value is the worst case minimum VIH over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is VIH = 0.65 * VDD where VDD is 1.8V ± 0.15V.  
However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated  
worst case value ( VIH = 0.65 * [1.8 - 0.15V]) rather than reference against a nominal 1.8V supply.  
11. This value is the worst case maximum VIL over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is VIL = 0.35 * VDD where VDD is 1.8V ± 0.15V.  
However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated  
worst case value ( VIL = 0.35 * [1.8 + 0.15V]) rather than reference against a nominal 1.8V supply.  
14  
IDT5T2010  
INDUSTRIALTEMPERATURERANGE  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
POWERSUPPLYCHARACTERISTICSFOR1.8VLVTTLOUTPUTS(1)  
Symbol  
Parameter  
Test Conditions(2)  
Typ.  
Max  
Unit  
IDDQ  
Quiescent VDD Power Supply Current(3)  
VDDQ = Max., REF = LOW, PD = HIGH, nSOE = LOW,  
PLL_EN = HIGH, DS[1:0] = MM, nF[2:1] = LH,  
FBF[2:1]=LH,Outputsenabled,Alloutputsunloaded  
VDDQ = Max., REF = LOW, PD = HIGH, nSOE = LOW,  
PLL_EN = HIGH, DS[1:0] = MM, nF[2:1] = LH,  
FBF[2:1]=LH,Outputsenabled,Alloutputsunloaded  
VDD = Max., PD = LOW, nSOE = LOW, PLL_EN = HIGH  
VDD = Max., VDDQ = Max., CL = 0pF  
15  
25  
mA  
IDDQQ  
Quiescent VDDQ Power Supply Current(3)  
1.5  
50  
μA  
IDDPD  
Power Down Current  
0.5  
16  
3
mA  
IDDD  
Dynamic VDD Power Supply  
CurrentperOutput  
25  
μA/MHz  
IDDDQ  
ITOT  
Dynamic VDDQ Power Supply  
CurrentperOutput  
Total Power VDD Supply Current(4)  
VDD = Max., VDDQ = Max., CL = 0pF  
22  
30  
μA/MHz  
mA  
VDDQ = 1.8V., FVCO = 100MHz, CL = 15pF  
VDDQ = 1.8V., FVCO = 250MHz, CL = 15pF  
VDDQ = 1.8V., FVCO = 100MHz, CL = 15pF  
VDDQ = 1.8V., FVCO = 250MHz, CL = 15pF  
40  
70  
60  
105  
85  
ITOTQ  
Total Power VDDQ Supply Current(4)  
55  
mA  
135  
205  
NOTES:  
1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.  
2. The termination resistors are excluded from these measurements.  
3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.  
4. FS = HIGH.  
DIFFERENTIAL INPUT AC TEST CONDITIONS FOR 1.8V LVTTL  
Symbol  
VDIF  
Parameter  
Value  
VDDI  
Units  
InputSignalSwing(1)  
V
mV  
V
VX  
DifferentialInputSignalCrossingPoint(2)  
VDDI/2  
(3)  
VTHI  
InputTimingMeasurementReferenceLevel  
InputSignalEdgeRate(4)  
CrossingPoint  
1.8  
tR, tF  
V/ns  
NOTES:  
1. VDDI is the nominal 1.8V supply (1.8V ± 0.15V) of the part or source driving the input. A nominal 1.8V peak-to-peak input pulse level is specified to allow consistent, repeatable  
results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.  
2. A nominal 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VX specification  
under actual use conditions.  
3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.  
4. The input signal edge rate of 1.8V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.  
SINGLE-ENDED INPUT AC TEST CONDITIONS FOR 1.8V LVTTL  
Symbol  
VIH  
Parameter  
Value  
VDDI  
0
Units  
V
Input HIGH Voltage(1)  
VIL  
InputLOWVoltage  
V
(2)  
VTHI  
InputTimingMeasurementReferenceLevel  
InputSignalEdgeRate(3)  
VDDI/2  
2
mV  
V/ns  
tR,tF  
NOTES:  
1. VDDI is the nominal 1.8V supply (1.8V ± 0.15V) of the part or source driving the input.  
2. A nominal 900mV timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.  
3. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.  
15  
IDT5T2010  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
INDUSTRIALTEMPERATURERANGE  
ACELECTRICALCHARACTERISTICSOVEROPERATINGRANGE  
Symbol  
FNOM  
tRPW  
Parameter  
Min.  
Typ.  
Max  
Unit  
VCO Frequency Range  
see VCOFrequencyRange SelectTable  
Reference Clock Pulse Width HIGH or LOW  
Feedback Input Pulse Width HIGH or LOW  
1
1
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
50  
—
—
50  
ns  
ns  
ps  
ps  
ps  
ps  
ps  
ps  
ps  
ps  
ps  
tFPW  
(1,2,4)  
tSK(B)  
OutputMatchedPairSkew  
—
—
—
—
—
—
—
-100  
-375  
-275  
—
—
—
—
—
—
—
—
—
—
—
—
—
tSK(O)  
OutputSkew(Rise-Rise,Fall-Fall,Nominal)(1,3)  
100  
100  
400  
400  
400  
300  
100  
375  
275  
1.2  
1
tSK1(ω)  
tSK2(ω)  
tSK1(INV)  
tSK2(INV)  
tSK(PR)  
t(φ)  
MultipleFrequencySkew(Rise-Rise,Fall-Fall,Nominal-Divided,Divided-Divided)(1,3,4)  
MultipleFrequencySkew(Rise-Fall,Nominal-Divided,Divided-Divided)(1,3,4)  
InvertingSkew(Nominal-Inverted)(1,3)  
InvertingSkew(Rise-Rise,Fall-Fall,Rise-Fall,Inverted-Divided)(1,3,4)  
(1,3.5)  
Process Skew  
REFInputtoFBStaticPhase Offset(6)  
(7)  
tODCV  
Output Duty Cycle Variation from 50%  
HSTL / eHSTL / 1.8V LVTTL  
2.5VLVTTL  
tORISE  
tOFALL  
OutputRiseTime(8)  
HSTL / eHSTL / 1.8V LVTTL  
2.5VLVTTL  
ns  
ns  
OutputFallTime(8)  
HSTL / eHSTL / 1.8V LVTTL  
2.5VLVTTL  
1.2  
1
tL  
Power-upPLLLockTime(9)  
PLLLockTimeAfterInputFrequencyChange(9)  
PLL Lock Time After Change in REF_SEL (9,11)  
PLLLockTimeAfterChangeinREF_SEL(REF1 andREF0aredifferentfrequency)(9)  
PLL Lock Time After Asserting PD Pin(9)  
Cycle-to-CycleOutputJitter(peak-to-peak)(10)  
1
ms  
ms  
μs  
ms  
ms  
ps  
tL(ω)  
1
tL(REFSEL1)  
tL(REFSEL2)  
tL(PD)  
100  
1
1
tJIT(CC)  
tJIT(PER)  
75  
(10)  
PeriodJitter(peak-to-peak)  
—
—
—
75  
ps  
tJIT(HP)  
tJIT(DUTY)  
VOX  
HalfPeriodJitter(peak-to-peak, QFB/QFB only)(10, 12)  
DutyCycleJitter(peak-to-peak)(10)  
125  
100  
ps  
ps  
HSTLandeHSTLDifferentialTrueandComplementaryOutputCrossingVoltageLevel  
VDDQ/2 - 150 VDDQ/2 VDDQ/2 + 150 mV  
(12)  
QFB/QFB only  
NOTES:  
1. Skew is the time between the earliest and latest output transition among all outputs when all outputs are loaded with the specified load.  
2. tSK(B) is the skew between a pair of outputs (nQ0 and nQ1) when all outputs are selected as the same class.  
3. The measurement is made at VDDQ/2.  
4. There are three classes of outputs: nominal (zero delay), inverted, and divided (divide-by-2 or divide-by-4 mode).  
5. tSK(PR) is the output to corresponding output skew between any two devices operating under the same conditions (VDD and VDDQ, ambient temperature, air flow, etc.).  
6. t(φ) is measured with REF and FB the same type of input, the same rise and fall times. For TxS/RxS = MID or HIGH, the measurement is taken from VTHI on REF to VTHI on  
FB. For TxS/RxS = LOW, the measurement is taken from the crosspoint of REF/REF to the crosspoint of FB/FB. All outputs are set to zero delay, FB input divider set to divide-  
by-one, and FS = HIGH.  
7. tODCV is measured with all outputs selected for zero delay.  
8. Output rise and fall times are measured between 20% to 80% of the actual output voltage swing.  
9. tL, tL(ω), tL(REFSEL1), tL(REFSEL2), and tL(PD) are the times that are required before the synchronization is achieved. These specifications are valid only after VDD/VDDQ is stable and  
within the normal operating limits. These parameters are measured from the application of a new signal at REF or FB, or after PD is (re)asserted until t(φ) is within specified  
limits.  
10. The jitter parameters are measured with all outputs selected for zero delay, FB input divider is set to divide-by-one, and FS = HIGH.  
11. Both REF inputs must be the same frequency, but up to ±180° out of phase.  
12. For HSTL/eHSTL outputs only.  
16  
IDT5T2010  
INDUSTRIALTEMPERATURERANGE  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
ACDIFFERENTIALINPUTSPECIFICATIONS(1)  
Symbol  
Parameter  
Min.  
1
Typ.  
—
Max  
—
Unit  
(2)  
tW  
Reference/FeedbackInputClockPulseWidthHIGHorLOW(HSTL/eHSTLoutputs)  
Reference/FeedbackInputClockPulse WidthHIGHorLOW(2.5V/1.8VLVTTLoutputs)(2)  
ns  
1
—
—
HSTL/eHSTL/1.8V LVTTL/2.5V LVTTL  
VDIF  
VIH  
ACDifferentialVoltage(3)  
400  
Vx + 200  
—
—
—
—
—
—
mV  
mV  
mV  
(4,5)  
AC Input HIGH  
(4,6)  
VIL  
AC Input LOW  
Vx - 200  
LVEPECL  
VDIF  
ACDifferentialVoltage(3)  
400  
1275  
—
—
—
—
—
—
mV  
mV  
mV  
(4)  
VIH  
AC Input HIGH  
(4)  
VIL  
AC Input LOW  
875  
NOTES:  
1. For differential input mode, RxS is tied to GND.  
2. Both differential input signals should not be driven to the same level simultaneously. The input will not change state until the inputs have crossed and the voltage range defined  
by VDIF has been met or exceeded.  
3. Differential mode only. VDIF specifies the minimum input voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level.  
The AC differential voltage must be achieved to guarantee switching to a new state.  
4. For single-ended operation, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0]. Refer to each input interface's DC specification for the correct VREF[1:0] range.  
5. Voltage required to switch to a logic HIGH, single-ended operation only.  
6. Voltage required to switch to a logic LOW, single-ended operation only.  
17  
IDT5T2010  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
INDUSTRIALTEMPERATURERANGE  
AC TIMING DIAGRAM(1)  
tRPWL  
tRPWH  
REF  
REF  
tFPWH  
tFPWL  
tODCV  
tODCV  
tODCV  
FB  
FB  
tODCV  
Q
tSK(O),  
tSK(B)  
tSK(O),  
tSK(B)  
OTHER Q  
tSK1(INV)  
tSK1(INV)  
INVERTED Q  
tSK2(ω),  
tSK2(INV)  
tSK2(INV)  
tSK2(ω)  
tSK1(ω)  
Q DIVIDED BY 2  
tSK1(ω),  
tSK2(INV)  
Q DIVIDED BY 4  
NOTE:  
1. The AC TIMING DIAGRAM applies to PE = VDD. For PE = GND, the negative edge of FB aligns with the negative edge of REF[1:0], divided outputs change on the negative  
edge of REF[1:0], and the positive edges of the divide-by-2 and divide-by-4 signals align.  
18  
IDT5T2010  
INDUSTRIALTEMPERATURERANGE  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
JITTERANDOFFSETTIMINGWAVEFORMS  
QFB  
nQ[1:0], QFB  
tcycle n  
tcycle n + 1  
=
tjit(cc) tcycle n tcycle n+1  
Cycle-to-Cycle jitter  
REF[1:0]  
REF[1:0]  
FB  
FB  
t(Ø)n + 1  
t(Ø)n  
n = N  
1
∑
t(Ø)n  
=
t(Ø)  
Static Phase Offset  
(N is a large number of samples)  
N
NOTE:  
1. Diagram for PE = H and TxS/RxS = L.  
QFB  
nQ[1:0], QFB  
tW(MIN)  
tW(MAX)  
tJIT(DUTY) = tW(MAX) - tW(MIN)  
Duty-Cycle Jitter  
19  
IDT5T2010  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
INDUSTRIALTEMPERATURERANGE  
QFB  
nQ[1:0], QFB  
tcycle n  
QFB  
nQ[1:0], QFB  
1
f
o
1
=
tjit(per) tcycle n  
f
o
Period jitter  
NOTE:  
1. 1/fo = average period.  
QFB  
QFB  
thalf period n+1  
thalf period n  
QFB  
QFB  
1
f
o
1
2* f  
=
tjit(hper) thalf period n  
o
Half-Period jitter  
NOTE:  
1. 1/fo = average period.  
20  
IDT5T2010  
INDUSTRIALTEMPERATURERANGE  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
TESTCIRCUITSANDCONDITIONS  
VDDI  
R1  
R2  
3 inch, ~50Ω  
Transmission Line  
VIN  
VDDQ  
VDD  
VDDI  
REF[1:0]  
D.U.T.  
Pulse  
Generator  
R1  
R2  
REF[1:0]  
3 inch, ~50Ω  
Transmission Line  
VIN  
Test Circuit for Differential Input(1)  
DIFFERENTIALINPUTTESTCONDITIONS  
Symbol  
VDD = 2.5V ± 0.2V  
Unit  
R1  
100  
100  
Ω
Ω
R2  
VDDI  
VCM*2  
V
HSTL: Crossing of REF[1:0] and REF[1:0]  
eHSTL: Crossing of REF[1:0] and REF[1:0]  
LVEPECL: Crossing of REF[1:0] and REF[1:0]  
1.8V LVTTL: VDDI/2  
VTHI  
V
2.5V LVTTL: VDD/2  
NOTE:  
1. This input configuration is used for all input interfaces. For single-ended testing,  
the REF[1:0] must be left floating. For testing single-ended in differential input  
mode, the VIN should be floating.  
21  
IDT5T2010  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
INDUSTRIALTEMPERATURERANGE  
VDDQ  
VDDQ  
R1  
VDDQ  
VDD  
VDDQ  
VDD  
R1  
R2  
REF[1:0]  
R2  
CL  
REF[1:0]  
nQ[1:0]  
VDDQ  
QFB  
D.U.T.  
D.U.T.  
FB  
FB  
QFB  
QFB  
R1  
R2  
CL  
FB  
FB  
QFB  
CL  
SW1  
SW1  
Test Circuit for Outputs  
Test Circuit for Differential Feedback  
DIFFERENTIALFEEDBACKTEST  
CONDITIONS  
OUTPUTTESTCONDITIONS  
Symbol  
VDD = 2.5V ± 0.2V  
VDDQ = Interface Specified  
15  
Unit  
Symbol  
VDD = 2.5V ± 0.2V  
Unit  
VDDQ = Interface Specified  
CL  
R1  
pF  
Ω
Ω
V
CL  
R1  
15  
100  
pF  
Ω
Ω
100  
R2  
100  
R2  
100  
VOX  
HSTL: Crossing of QFB and QFB  
eHSTL: Crossing of QFB and QFB  
1.8V LVTTL: VDDQ/2  
2.5V LVTTL: VDDQ/2  
TxS = MID or HIGH  
TxS = LOW  
VTHO  
SW1  
VDDQ / 2  
V
TxS = MID or HIGH  
TxS = LOW  
Open  
Closed  
VTHO  
V
SW1  
Open  
Closed  
22  
IDT5T2010  
INDUSTRIALTEMPERATURERANGE  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
RECOMMENDEDLANDINGPATTERN  
NL 68 pin  
NOTE: All dimensions are in millimeters.  
23  
IDT5T2010  
2.5VZERODELAYPLLCLOCKDRIVER TERACLOCK  
INDUSTRIALTEMPERATURERANGE  
ORDERINGINFORMATION  
X
XXXXX  
XX  
Package Package  
IDT  
Device Type  
I
-40°C to +85°C (Industrial)  
Plastic Ball Grid Array  
BB  
BGA - Green  
BBG  
NL  
Thermally Enhanced Plastic Very Fine  
Pitch Quad Flat No Lead Package  
VFQFPN - Green  
NLG  
5T2010  
2.5V Zero Delay PLL Clock Driver Teraclock  
CORPORATE HEADQUARTERS  
6024 Silver Creek Valley Road  
San Jose, CA 95138  
for SALES:  
800-345-7015 or 408-284-8200  
fax: 408-284-2775  
www.idt.com  
for Tech Support:  
clockhelp@idt.com  
24  
厂商 型号 描述 页数 下载

IDT

 		5T2010BBGI [ PLL Based Clock Driver, 5T Series, 10 True Output(s), 0 Inverted Output(s), PBGA144, GREEN, PLASTIC, BGA-144 ] 24 页

IDT

 		5T2010BBI [ PLL Based Clock Driver, 5T Series, 10 True Output(s), 0 Inverted Output(s), PBGA144, PLASTIC, BGA-144 ] 24 页

IDT

 		5T2010BBI8 [ PLL Based Clock Driver, 5T Series, 10 True Output(s), 0 Inverted Output(s), PBGA144, PLASTIC, BGA-144 ] 24 页

IDT

 		5T2010NLGI [ VFQFPN-68, Tray ] 24 页

IDT

 		5T2010NLGI8 [ VFQFPN-68, Reel ] 24 页

IDT

 		5T2010NLI [ Low Skew Clock Driver, PQCC68 ] 24 页

IDT

 		5T2010NLI8 [ Low Skew Clock Driver, PQCC68 ] 24 页

IDT

 		5T2110BBI8 [ Clock Driver, PBGA144 ] 24 页

IDT

 		5T2110NLGI8 [ PLL Based Clock Driver, 5T Series, 5 True Output(s), 0 Inverted Output(s), PQCC68, GREEN, PLASTIC, VFQFP-68 ] 24 页

IDT

 		5T2110NLI8 [ Clock Driver, PQCC68 ] 24 页

购物指南

支付方式

配送服务

售后服务

发票须知

优惠券使用规则

特色服务

PCBA制造

国产品牌推荐

国产料号替代

质量保证

技术资料

行业资讯

关于我们

关于壹壹捌

联系我们

联系我们

服务热线：400-618-9990

企业邮箱：sales@ic118.com

服务时间：周一至周六 8:30-17:30

壹壹捌官方微信号

PDF索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

IC型号索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

Copyright 2024 gkzhan.com Al Rights Reserved 京ICP备06008810号-21 京

深圳网络警察报警平台
公共信息安全网络监察
经营性网站备案信息
不良信息举报中心
工商网监电子标识
全国公安机关备案
0.192252s