请登录

免费注册
全部商品
电子元器件
方案中心
工业品
PDF资料
购物车 0
上传BOM

产品分类

找货询价

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

QQ咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

会员中心
购物车
技术支持

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

售后咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

5PB1102CMGI

型号：

5PB1102CMGI

品牌：

IDT[ INTEGRATED DEVICE TECHNOLOGY ]

页数：

21 页

PDF大小：

479 K

下载PDF手册
1.8V to 3.3V LVCMOS High Performance  
Clock Buffer Family  
5PB11xx  
DATASHEET  
Description  
Features  
The 5PB11xx is a high-performance LVCMOS Clock Buffer  
Family. It has best-in-class additive phase jitter of 50fsec  
RMS.  
• High performance 1:2, 1:4, 1:6, 1:8, 1:10 LVCMOS clock  
buffer  
• Very low pin-to-pin skew < 50ps  
• Very low additive jitter < 50fs  
• Supply voltage: 1.8V to 3.3V  
• fMAX = 200MHz  
• Integrated serial termination for 50channel  
• Packaged in 8-, 14-, 16-, 20-pin TSSOP and as small as  
2 × 2 mm DFN and QFN packages  
There are five different fan-out variations, 1:2 to 1:10,  
available.  
The IDT5PB11xx also supports a synchronous glitch-free  
Output Enable function to eliminate any potential intermediate  
incorrect output clock cycles when enabling or disabling  
outputs. It comes in various packages and can operate from a  
1.8V to 3.3V supply.  
• Industrial (-40°C to +85°C) and extended (-40°C to  
+105°C) temperature ranges  
Block Diagram  
LVCMOS  
LVCMOS  
CLKIN  
Y0  
LVCMOS  
Y1  
LVCMOS  
Y2  
LVCMOS  
Y3  
LVCMOS  
Yn  
1G  
5PB11xx MARCH 28, 2017  
1
©2017 Integrated Device Technology, Inc.  
5PB11xx DATASHEET  
Pin Assignments for TSSOP Packages  
Y1  
Y3  
CLKIN  
1G  
Y1  
1
2
3
4
5
6
7
14  
13  
Y1  
Y3  
CLKIN  
1G  
CLKIN  
1G  
1
2
3
4
8
7
6
5
1
2
20  
19  
NC  
5PB1102PGG  
Y0  
GND  
VDD  
Y4  
12 VDD  
Y2  
Y0  
VDD  
NC  
Y0  
GND  
VDD  
Y4  
3
18 VDD  
5PB1106PGG 11  
Y2  
17  
GND  
4
10 GND  
16 GND  
5
5PB1110PGG  
9
8
6
Y5  
VDD  
15  
14  
13  
12  
11  
Y5  
VDD  
Y7  
Y1  
CLKIN  
1G  
1
2
3
4
8
7
6
5
GND  
GND  
Y6  
7
Y3  
8
5PB1104PGG  
Y0  
VDD  
Y2  
Y8  
9
VDD  
Y9  
Y1  
Y3  
CLKIN  
1G  
1
2
3
4
5
6
7
8
16  
15  
GND  
GND  
10  
Y0  
GND  
VDD  
Y4  
14 VDD  
Y2  
13  
5PB1108PGG  
12 GND  
11  
10  
9
Y5  
VDD  
Y7  
GND  
Y6  
Pin Descriptions for TSSOP Packages  
LVCMOS  
Clock Input  
Clock Output  
Enable  
LVCMOS Clock Output  
Supply Voltage  
Ground  
Device Number  
CLKIN  
1G  
2
Y0, Y1, . . . Y9  
3, 8  
VDD  
6
GND  
4
5PB1102PGG  
5PB1104PGG  
5PB1106PGG  
5PB1108PGG  
5PB1110PGG  
1
1
1
1
1
2
3, 8, 5, 7  
6
4
2
3, 14, 11, 13, 6, 9  
3, 16, 13, 15, 6, 11, 8, 9  
3, 20, 17, 19, 6, 15, 8, 13, 12, 10  
5, 8, 12  
5, 10, 14  
5, 9, 14, 18  
4, 7, 10  
4, 7, 12  
4, 7, 11, 16  
2
2
1.8V TO 3.3V LVCMOS HIGH PERFORMANCE CLOCK BUFFER FAMILY  
2
MARCH 28, 2017  
5PB11xx DATASHEET  
Pin Assignments for DFN/QFN Packages  
Y1  
CLKIN  
1G  
1
2
3
4
8
7
6
5
NC  
5PB1102CMG  
20 19 18 17 16  
Y0  
VDD  
NC  
13  
14  
16 15  
GND  
1
2
3
4
5
15  
14  
13  
12  
11  
Y0  
GND  
VDD  
Y4  
Y2  
12  
11  
10  
9
Y0  
1
2
3
4
VDD  
Y2  
GND  
Y5  
GND  
5PB1106CMG  
5PB1110NDG  
GND  
Y5  
VDD  
Y4  
Y1  
CLKIN  
1G  
1
2
3
4
8
VDD  
Y7  
7
6
5
Y3  
5PB1104CMG  
6
7 8  
5
GND  
Y0  
VDD  
Y2  
6
7 8 9 10  
GND  
13  
14  
16 15  
12  
11  
10  
9
Y0  
1
2
3
4
VDD  
Y2  
GND  
5PB1108CMG  
GND  
Y5  
VDD  
Y4  
6
7 8  
5
Pin Descriptions for DFN/QFN Packages  
LVCMOS  
Clock Input  
Clock Output  
Enable  
LVCMOS Clock Output  
Supply Voltage  
Ground  
Device Number  
CLKIN  
1G  
2
Y0, Y1, . . . Y9  
3, 8  
VDD  
6
GND  
4
5PB1102CMG  
5PB1104CMG  
5PB1106CMG  
5PB1108CMG  
5PB1110NDG  
1
1
2
3, 5, 7, 8  
6
4
15  
15  
19  
16  
16  
20  
1, 4, 9, 11, 13, 14  
1, 4, 6, 7, 9, 11, 13, 14  
1, 4, 6, 8, 10, 11, 13, 15, 17, 18  
3, 8, 12  
3, 8, 12  
3, 7, 12, 16  
2, 5, 10  
2, 5, 10  
2, 5, 9, 14  
Output Logic Table  
Inputs  
Output  
CLKIN  
1G  
Yn  
L
X
L
L
H
H
L
H
H
After at least three cycles of input clock toggling. Output Enable function is asynchronous to eliminate any intermediate incorrect output clock cycles during transition which may cause  
frequency peaking to the downstream device.  
MARCH 28, 2017  
3
1.8V TO 3.3V LVCMOS HIGH PERFORMANCE CLOCK BUFFER FAMILY  
5PB11xx DATASHEET  
Absolute Maximum Ratings  
Stresses above the ratings listed below can cause permanent damage to the 5PB11xx. These ratings, which are standard values  
for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions  
above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating  
conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended  
operating temperature range.  
Item  
Rating  
Supply Voltage, VDD  
Output Enable and All Outputs  
CLKIN  
3.465V  
-0.4 V to VDD+0.5 V  
-0.4 V to 3.465V  
-40 to +85C  
-40 to +105C  
-65 to +150C  
125C  
Ambient Operating Temperature (industrial)  
Ambient Operating Temperature (extended)  
Storage Temperature  
Junction Temperature  
Soldering Temperature  
260C  
Recommended Operation Conditions  
Parameter  
Min.  
Typ.  
Max.  
+85  
Units  
C  
Ambient Operating Temperature (industrial)  
Ambient Operating Temperature (extended)  
Power Supply Voltage (measured in respect to GND)  
-40  
-40  
+105  
+3.465  
C  
+1.71  
V
DC Electrical Characteristics  
(VDD = 1.8V, 2.5V, 3.3V)  
VDD = 1.8V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise.  
Parameter  
Operating Voltage  
Symbol  
VDD  
VIH  
Conditions  
Min.  
Typ.  
Max.  
1.89  
Units  
1.71  
V
V
Input High Voltage, CLKIN  
Input Low Voltage, CLKIN  
Input High Voltage, 1G  
Input Low Voltage, 1G  
Output High Voltage  
Output Low Voltage  
Nominal Output Impedance  
Input Capacitance  
Operating Supply Current  
5PB1102  
Note 1  
Note 1  
0.7 x VDD  
1.6  
VDD  
VIL  
0.3 x VDD  
VDD  
V
VIH  
V
VIL  
0.6  
V
VOH  
VOL  
ZO  
IOH = -5mA  
IOL = 5mA  
1.4  
V
0.4  
V
50  
5
pF  
CIN  
CLKIN, 1G pin  
100MHz, No load, 25°C  
100MHz, No load, 25°C  
100MHz, No load, 25°C  
100MHz, No load, 25°C  
100MHz, No load, 25°C  
8
5PB1104  
12  
16  
21  
25  
5PB1106  
IDD  
mA  
5PB1108  
5PB1110  
Notes: 1. Nominal switching threshold is VDD/2  
1.8V TO 3.3V LVCMOS HIGH PERFORMANCE CLOCK BUFFER FAMILY  
4
MARCH 28, 2017  
5PB11xx DATASHEET  
VDD = 2.5V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise.  
Parameter  
Operating Voltage  
Symbol  
VDD  
VIH  
Conditions  
Min.  
2.375  
Typ.  
Max.  
Units  
2.625  
VDD  
V
V
Input High Voltage, CLKIN  
Input Low Voltage, CLKIN  
Input High Voltage, 1G  
Input Low Voltage, 1G  
Output High Voltage  
Output Low Voltage  
Nominal Output Impedance  
Input Capacitance  
Operating Supply Current  
5PB1102  
Note 1  
Note 1  
0.7 x VDD  
VIL  
0.3 x VDD  
VDD  
V
VIH  
1.8  
1.9  
V
VIL  
0.7  
V
VOH  
VOL  
ZO  
IOH = -8mA  
IOL = 8mA  
V
0.5  
V
50  
5
pF  
CIN  
CLKIN, 1G pin  
100MHz, No load, 25°C  
100MHz, No load, 25°C  
100MHz, No load, 25°C  
100MHz, No load, 25°C  
100MHz, No load, 25°C  
10  
15  
22  
28  
33  
5PB1104  
5PB1106  
IDD  
mA  
5PB1108  
5PB1110  
VDD = 3.3V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise.  
Parameter  
Operating Voltage  
Symbol  
VDD  
VIH  
Conditions  
Min.  
3.135  
Typ.  
Max.  
3.465  
VDD  
Units  
V
V
Input High Voltage, CLKIN  
Input Low Voltage, CLKIN  
Input High Voltage, 1G  
Input Low Voltage, 1G  
Output High Voltage  
Output Low Voltage  
Nominal Output Impedance  
Input Capacitance  
Operating Supply Current  
5PB1102  
Note 1  
Note 1  
0.7 x VDD  
VIL  
0.3 x VDD  
VDD  
V
VIH  
2
V
VIL  
0.8  
V
VOH  
VOL  
ZO  
IOH = -12mA  
IOL = 12mA  
2.4  
V
0.7  
V
50  
5
pF  
CIN  
CLKIN, 1G pin  
100MHz, No load, 25°C  
100MHz, No load, 25°C  
100MHz, No load, 25°C  
100MHz, No load, 25°C  
100MHz, No load, 25°C  
12  
20  
25  
35  
40  
5PB1104  
5PB1106  
IDD  
mA  
5PB1108  
5PB1110  
MARCH 28, 2017  
5
1.8V TO 3.3V LVCMOS HIGH PERFORMANCE CLOCK BUFFER FAMILY  
5PB11xx DATASHEET  
AC Electrical Characteristics  
(VDD = 1.8V, 2.5V, 3.3V)  
VDD = 1.8V ±5%, Ambient Temperature -40° to +105°C, unless stated otherwise.  
Parameter  
Input Frequency  
Symbol  
Conditions  
Min. Typ. Max. Units  
0
200  
0.75  
0.75  
1.0  
1.0  
3
MHz  
ns  
Output Rise Time (2pF load)  
Output Fall Time (2pF load)  
Output Rise Time (5pF load)  
Output Fall Time (5pF load)  
Start-up Time  
tOR  
tOF  
tOR  
tOF  
0.36V to 1.44V, CL = 2 pF  
0.5  
0.5  
0.8  
0.8  
1.44V to 0.36V, CL = 2 pF  
0.36V to 1.44V, CL = 5 pF  
1.44V to 0.36V, CL = 5 pF  
ns  
ns  
ns  
tSTART-UP Part start-up time for valid outputs after VDD ramp-up  
Note 1  
ms  
ns  
Propagation Delay  
1.5  
1.9  
2.5  
0.05  
50  
Buffer Additive Phase Jitter, RMS  
Output to Output Skew (5PB1102/04)  
Output to Output Skew (5PB1106)  
Output to Output Skew (5PB1108/10)  
Device to Device Skew  
156.25MHz, Integration Range: 12kHz-20MHz  
Rising edges at VDD/2, Note 2  
Rising edges at VDD/2, Note 2  
Rising edges at VDD/2, Note 2  
Rising edges at VDD/2  
ps  
35  
35  
45  
ps  
58  
ps  
65  
ps  
200  
3
ps  
Output Enable Time  
tEN  
CL < 5pF  
CL < 5pF  
cycles  
cycles  
Output Disable Time  
tDIS  
3
VDD = 2.5V ±5%, Ambient Temperature -40° to +105°C, unless stated otherwise.  
Parameter  
Input Frequency  
Symbol  
Conditions  
Min. Typ. Max. Units  
0
200  
0.7  
0.7  
1.0  
1.0  
3
MHz  
ns  
Output Rise Time (2pF load)  
Output Fall Time (2pF load)  
Output Rise Time (5pF load)  
Output Fall Time (5pF load)  
Start-up Time  
tOR  
tOF  
tOR  
tOF  
0.5V to 2.0V, CL = 2 pF  
0.4  
0.4  
2.0V to 0.5V, CL = 2 pF  
0.5V to 2.0V, CL = 5 pF  
2.0V to 0.5V, CL = 5 pF  
ns  
0.75  
0.75  
ns  
ns  
tSTART-UP Part start-up time for valid outputs after VDD ramp-up  
ms  
ns  
Propagation Delay (5PB1102/04)  
Propagation Delay (5PB1106/08)  
Propagation Delay (5PB1110)  
Buffer Additive Phase Jitter, RMS  
Output to Output Skew (5PB1102/04)  
Output to Output Skew (5PB1106)  
Output to Output Skew (5PB1108/10)  
Device to Device Skew  
1.9  
2.0  
2.0  
2.4  
2.4  
2.4  
2.9  
3.3  
3.0  
0.05  
50  
Note 1  
ns  
ns  
156.25MHz, Integration Range: 12kHz-20MHz  
Rising edges at VDD/2, Note 2  
Rising edges at VDD/2, Note 2  
Rising edges at VDD/2, Note 2  
Rising edges at VDD/2  
ps  
35  
35  
45  
ps  
58  
ps  
65  
ps  
200  
3
ps  
Output Enable Time  
tEN  
CL < 5pF  
CL < 5pF  
cycles  
cycles  
Output Disable Time  
tDIS  
3
VDD = 3.3V ±5%, Ambient Temperature -40° to +105°C, unless stated otherwise.  
Parameter  
Input Frequency  
Symbol  
Conditions  
Min. Typ. Max. Units  
0
200  
0.6  
0.6  
1.0  
1.0  
MHz  
ns  
Output Rise Time (2pF load)  
Output Fall Time (2pF load)  
Output Rise Time (5pF load)  
Output Fall Time (5pF load)  
tOR  
tOF  
tOR  
tOF  
0.66V to 2.64V, CL = 2pF  
0.45  
0.45  
0.7  
2.64V to 0.66V, CL = 2pF  
0.66V to 2.64V, CL = 5pF  
2.64V to 0.66V, CL = 5pF  
ns  
ns  
0.7  
ns  
1.8V TO 3.3V LVCMOS HIGH PERFORMANCE CLOCK BUFFER FAMILY  
6
MARCH 28, 2017  
5PB11xx DATASHEET  
Parameter  
Start-up Time  
Symbol  
Conditions  
Min. Typ. Max. Units  
tSTART-UP Part start-up time for valid outputs after VDD ramp-up  
3
2.4  
2.7  
2.5  
0.05  
50  
ms  
ns  
Propagation Delay (5PB1102/04)  
Propagation Delay (5PB1106/08)  
Propagation Delay (5PB1110)  
Buffer Additive Phase Jitter, RMS  
Output to Output Skew (5PB1102/04)  
Output to Output Skew (5PB1106)  
Output to Output Skew (5PB1108/10)  
Device to Device Skew  
1.7  
1.7  
1.7  
2
2
2
Note 1  
ns  
ns  
156.25MHz, Integration Range: 12kHz-20MHz  
Rising edges at VDD/2, Note 2  
Rising edges at VDD/2, Note 2  
Rising edges at VDD/2, Note 2  
Rising edges at VDD/2  
ps  
35  
35  
45  
ps  
58  
ps  
65  
ps  
200  
3
ps  
Output Enable Time  
tEN  
CL < 5pF  
CL < 5pF  
cycles  
cycles  
Output Disable Time  
tDIS  
3
Notes:  
1. With rail to rail input clock  
2. Between any 2 outputs with equal loading.  
3. Duty cycle on outputs will match incoming clock duty cycle. Consult IDT for tight duty cycle clock generators.  
Phase Noise Plots  
Figure 2. 5PB11xx Output Phase Noise 70.9fs  
(12kHz to 20MHz)  
Figure 1. 5PB11xx Reference Phase Noise 58.9fs  
(12kHz to 20MHz)  
The phase noise plots above show the low additive jitter of the 5PB11xx high-performance buffer. With an integration range of  
12kHz to 20MHz, the reference input has about 58.9fs of RMS phase jitter while the output of 5PB11xx has about 70.9fs of RMS  
phase jitter. This results in a low additive phase jitter of only 39fs.  
Test Load and Circuit  
50ohms  
5 inche  
s
CL = 5pF  
MARCH 28, 2017  
7
1.8V TO 3.3V LVCMOS HIGH PERFORMANCE CLOCK BUFFER FAMILY  
5PB11xx DATASHEET  
Marking Diagrams (industrial temperature range)  
IDT5PB11  
08PGGI  
YYWW$  
IDT5PB11  
06PGGI  
YYWW$  
YWW$  
B11AAI  
8-pin TSSOP  
16-pin TSSOP  
14-pin TSSOP  
IDT5PB11  
10PGGI  
YYWW$  
20-pin TSSOP  
11AA  
YW**  
XXX  
YWW$  
110I  
1106  
Y**  
1108  
Y**  
8-pin DFN  
16-pin QFN  
16-pin QFN  
20-pin QFN  
Notes:  
1. “AA” denotes the last two digits of the part number for 8-pin TSSOP and DFN (e.g. 02, 04).  
2. “**” is the lot sequence.  
3. “XXX” denotes the last three characters of the Asm lot (20-pin QFN only).  
4. “YYWW”, “YWW”, “YW”, or “Y” is the last digit(s) of the year and week that the part was assembled.  
5. “$” denotes the mark code.  
6. “G” after the two-letter package code denotes RoHS compliant package.  
7. “I” denotes industrial temperature range device.  
8. Bottom marking: LOT and COO (TSSOP only).  
1.8V TO 3.3V LVCMOS HIGH PERFORMANCE CLOCK BUFFER FAMILY  
8
MARCH 28, 2017  
5PB11xx DATASHEET  
Marking Diagrams (extended temperature range)  
IDT5PB11  
08PGGK  
YYWW$  
IDT5PB11  
06PGGK  
YYWW$  
YWW$  
B11AAK  
8-pin TSSOP  
14-pin TSSOP  
16-pin TSSOP  
IDT5PB11  
10PGGK  
YYWW$  
20-pin TSSOP  
1AAK  
YWW**  
XXX  
YWW$  
108K  
YWW**  
106K  
YWW**  
110K  
8-pin DFN  
16-pin QFN  
16-pin QFN  
20-pin QFN  
Notes:  
1. “AA” denotes the last two digits of the part number for 8-pin TSSOP and DFN (e.g. 02, 04).  
2. “**” is the lot sequence.  
3. “XXX” denotes the last three characters of the Asm lot (20-pin QFN only).  
4. “YYWW”, “YWW”, “YW”, or “Y” is the last digit(s) of the year and week that the part was assembled.  
5. “$” denotes the mark code.  
6. “G” after the two-letter package code denotes RoHS compliant package.  
7. “K” denotes extended temperature range device.  
8. Bottom marking: LOT and COO (TSSOP only).  
MARCH 28, 2017  
9
1.8V TO 3.3V LVCMOS HIGH PERFORMANCE CLOCK BUFFER FAMILY  
5PB11xx DATASHEET  
Ordering Information (industrial temperature range)  
Part / Order Number  
5PB1102PGGI  
5PB1102PGGI8  
5PB1104PGGI  
5PB1104PGGI8  
5PB1106PGGI  
5PB1106PGGI8  
5PB1108PGGI  
5PB1108PGGI8  
5PB1110PGGI  
5PB1110PGGI8  
5PB1102CMGI  
5PB1102CMGI8  
5PB1104CMGI  
5PB1104CMGI8  
5PB1104CMGI/W  
5PB1106CMGI  
5PB1106CMGI8  
5PB1108CMGI  
5PB1108CMGI8  
5PB1110NDGI  
5PB1110NDGI8  
Marking  
Shipping Packaging  
Tubes  
Package  
8-pin TSSOP  
8-pin TSSOP  
8-pin TSSOP  
8-pin TSSOP  
14-pin TSSOP  
14-pin TSSOP  
16-pin TSSOP  
16-pin TSSOP  
20-pin TSSOP  
20-pin TSSOP  
8-pin DFN  
Temperature  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
-40 to +85 C  
see page 8  
Tape and Reel  
Tubes  
Tape and Reel  
Tubes  
Tape and Reel  
Tubes  
Tape and Reel  
Tubes  
Tape and Reel  
Cut Tape  
Tape and Reel  
Cut Tape  
8-pin DFN  
8-pin DFN  
Tape and Reel  
Tape and Reel  
Cut Tape  
8-pin DFN  
8-pin DFN  
16-pin QFN  
16-pin QFN  
16-pin QFN  
16-pin QFN  
20-pin QFN  
20-pin QFN  
Tape and Reel  
Cut Tape  
Tape and Reel  
Tubes  
Tape and Reel  
MARCH 28, 2017  
19  
1.8V TO 3.3V LVCMOS HIGH PERFORMANCE CLOCK BUFFER FAMILY  
5PB11xx DATASHEET  
Ordering Information (extended temperature range)  
Part / Order Number  
5PB1102PGGK  
5PB1102PGGK8  
5PB1104PGGK  
5PB1104PGGK8  
5PB1106PGGK  
5PB1106PGGK8  
5PB1108PGGK  
5PB1108PGGK8  
5PB1110PGGK  
5PB1110PGGK8  
5PB1102CMGK  
5PB1102CMGK8  
5PB1104CMGK  
5PB1104CMGK8  
5PB1104CMGK/W  
5PB1106CMGK  
5PB1106CMGK8  
5PB1108CMGK  
5PB1108CMGK8  
5PB1110NDGK  
5PB1110NDGK8  
Marking  
Shipping Packaging  
Tubes  
Package  
8-pin TSSOP  
8-pin TSSOP  
8-pin TSSOP  
8-pin TSSOP  
14-pin TSSOP  
14-pin TSSOP  
16-pin TSSOP  
16-pin TSSOP  
20-pin TSSOP  
20-pin TSSOP  
8-pin DFN  
Temperature  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
-40 to +105 C  
see page 9  
Tape and Reel  
Tubes  
Tape and Reel  
Tubes  
Tape and Reel  
Tubes  
Tape and Reel  
Tubes  
Tape and Reel  
Cut Tape  
Tape and Reel  
Cut Tape  
8-pin DFN  
8-pin DFN  
Tape and Reel  
Tape and Reel  
Cut Tape  
8-pin DFN  
8-pin DFN  
16-pin QFN  
16-pin QFN  
16-pin QFN  
16-pin QFN  
20-pin QFN  
20-pin QFN  
Tape and Reel  
Cut Tape  
Tape and Reel  
Tubes  
Tape and Reel  
“G” after the two-letter package code denotes Pb-Free configuration, RoHS compliant.  
1.8V TO 3.3V LVCMOS HIGH PERFORMANCE CLOCK BUFFER FAMILY  
20  
MARCH 28, 2017  
Revision History  
Rev. Date  
Originator  
Description of Change  
A
B
03/20/15  
B. Chandhoke Initial release.  
05/19/15  
B. Chandhoke 1. Expanded Output Enable function text in General Description, and within the note  
under “Output Logic Table”.  
2. Updated all “Buffer Additive Phase Jitter, RMS” conditions from 125MHz to 156.25MHz.  
C
06/09/15  
B. Chandhoke 1. Corrected typos in part numbers in DC Electrical Tables.  
2. Updated existing Output Rise/Fall Time specs for 5pF load.  
3. Added additional Output Rise/Fall specs for 2pF load.  
D
E
06/15/15  
06/22/15  
B. Chandhoke Fixed typos in Output Rise/Fall Time 5pF specs for CL conditions; should be 5pF; not 2pF.  
B. Chandhoke Changed 3.3V Operating Voltage spec from 3.15V min to 3.135V min; 3.45V max to  
3.465V max.  
F
08/24/15  
B. Chandhoke 1. Added 5PB1104CMGIW orderable part.  
2. Updated Abs Max Ratings table for “Output Enable and All outputs” and “CLKIN”;  
changed -0.5 V to -0.4 and added -0.4 to... respectively.  
G
H
J
05/13/16  
12/15/16  
02/10/17  
H.G.  
J. Chen  
Y.G.  
Replace NDG20 package outline drawing with latest version.  
Updated marking diagrams for all TSSOP devices.  
Change Propagation Delay maximum spec in 1.8V AC electrical characterization table  
from 2.2 to 2.5ns.  
K
03/28/17  
Y.G.  
1. Updated Propagation Delay specifications for 5PB1106/08/10; 2.5V and 3.3V.  
2. Updated output-output skew maximum specifications for 5PB1106; 1.8V, 2.5V, 3.3V.  
3. Updated legal disclaimer.  
4. Updated package outline drawings.  
Corporate Headquarters  
6024 Silver Creek Valley Road  
San Jose, CA 95138 USA  
www.idt.com  
Sales  
Tech Support  
www.idt.com/go/support  
1-800-345-7015 or 408-284-8200  
Fax: 408-284-2775  
www.idt.com/go/sales  
DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as “IDT”) reserve the right to modify the products and/or specifications described herein at any time, without  
notice, at IDT’s sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed  
in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any  
particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intel-  
lectual property rights of IDT or any third parties.  
IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably  
expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.  
Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of  
IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc.. All rights reserved.  
5PB11xx MARCH 28, 2017  
21  
©2017 Integrated Device Technology, Inc.  
厂商 型号 描述 页数 下载

IDT

 		5PB1102 [ 1.8V to 3.3V LVCMOS High Performance Clock Buffer Family ] 21 页

IDT

 		5PB1102CMGI8 [ 1.8V to 3.3V LVCMOS High Performance Clock Buffer Family ] 21 页

IDT

 		5PB1102CMGK [ 1.8V to 3.3V LVCMOS High Performance Clock Buffer Family ] 21 页

IDT

 		5PB1102CMGK8 [ 1.8V to 3.3V LVCMOS High Performance Clock Buffer Family ] 21 页

IDT

 		5PB1102PGG [ 1.8V to 3.3V LVCMOS High Performance Clock Buffer Family ] 21 页

IDT

 		5PB1102PGGI [ 1.8V to 3.3V LVCMOS High Performance Clock Buffer Family ] 21 页

IDT

 		5PB1102PGGI8 [ 1.8V to 3.3V LVCMOS High Performance Clock Buffer Family ] 21 页

IDT

 		5PB1102PGGK [ 1.8V to 3.3V LVCMOS High Performance Clock Buffer Family ] 21 页

IDT

 		5PB1102PGGK8 [ 1.8V to 3.3V LVCMOS High Performance Clock Buffer Family ] 21 页

IDT

 		5PB1104CMGI [ 1.8V to 3.3V LVCMOS High Performance Clock Buffer Family ] 21 页

购物指南

支付方式

配送服务

售后服务

发票须知

优惠券使用规则

特色服务

PCBA制造

国产品牌推荐

国产料号替代

质量保证

技术资料

行业资讯

关于我们

关于壹壹捌

联系我们

联系我们

服务热线：400-618-9990

企业邮箱：sales@ic118.com

服务时间：周一至周六 8:30-17:30

壹壹捌官方微信号

PDF索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

IC型号索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

Copyright 2024 gkzhan.com Al Rights Reserved 京ICP备06008810号-21 京

深圳网络警察报警平台
公共信息安全网络监察
经营性网站备案信息
不良信息举报中心
工商网监电子标识
全国公安机关备案
0.161629s