®
LY65W256
32K X 8 BIT HIGH SPEED CMOS SRAM
Rev. 1.1
FEATURES
GENERAL DESCRIPTION
The LY65W256 is a 262,144-bit high speed CMOS
static random access memory organized as 32,768
words by 8 bits. It is fabricated using very high
performance, high reliability CMOS technology. Its
standby current is stable within the range of
operating temperature.
Fast access time : 25ns
Low power consumption:
Operating current : 30mA (TYP.)
Standby current : 1μA (TYP.)
Single 3~5V power supply
All inputs and outputs TTL compatible
Fully static operation
The LY65W256 is well designed for high speed
system application. Easy expansion is provided by
using an active LOW Chip Enable(CE#). The active
LOW Write Enable(WE#) controls both writing and
reading of the memory.
Tri-state output
Data retention voltage : 2.0V (MIN.)
Green package available
Package : 28-pin 300 mil SOJ
28-pin 8mm x 13.4mm STSOP
The LY65W256 operates from a single power
supply of 3~5V and all inputs and outputs are fully
TTL compatible
PRODUCT FAMILY
Power Dissipation
Speed
Product
Family
LY65W256(LL)
LY65W256(LLI)
Operating
Temperature
0 ~ 70℃
Vcc Range
Standby(ISB1,TYP.) Operating(Icc,TYP.)
3.0 ~ 5.5V
3.0 ~ 5.5V
25ns
25ns
30mA
30mA
1μA
1μA
-40 ~ 85℃
FUNCTIONAL BLOCK DIAGRAM
PIN DESCRIPTION
SYMBOL
DESCRIPTION
Address Inputs
Vcc
Vss
A0 - A14
DQ0 – DQ7 Data Inputs/Outputs
32Kx8
A0-A14
DECODER
MEMORY ARRAY
CE#
WE#
OE#
VCC
Chip Enable Input
Write Enable Input
Output Enable Input
Power Supply
VSS
Ground
I/O DATA
CIRCUIT
DQ0-DQ7
COLUMN I/O
CE#
WE#
OE#
CONTROL
CIRCUIT
Lyontek Inc. reserves the rights to change the specifications and products without notice.
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.
TEL: 886-3-6668838
FAX: 886-3-6668836
1