请登录

免费注册
全部商品
电子元器件
方案中心
工业品
PDF资料
购物车 0
上传BOM

产品分类

找货询价

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

QQ咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

会员中心
购物车
技术支持

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

售后咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

8SLVP2102

型号：

8SLVP2102

品牌：

IDT[ INTEGRATED DEVICE TECHNOLOGY ]

页数：

23 页

PDF大小：

628 K

下载PDF手册
Low Phase Noise, Dual 1-to-2, 3.3V,  
2.5V LVPECL Output Fanout Buffer  
8SLVP2102  
Datasheet  
Description  
Features  
The 8SLVP2102 is a high-performance differential LVPECL fanout  
buffer. The device is designed for the fanout of high-frequency, very  
low additive phase-noise clock and data signals. The 8SLVP2102 is  
characterized to operate from a 3.3V or 2.5V power supply.  
Guaranteed output-to-output and part-to-part skew characteristics  
make the 8SLVP2102 ideal for those clock distribution applications  
demanding well-defined performance and repeatability.  
• Two low skew, low additive jitter LVPECL output pairs  
• Two selectable, differential clock input pairs  
• Differential pairs can accept the following differential input  
levels: LVDS, LVPECL, CML  
• Maximum input clock frequency: 2GHz  
• Output skew: 5ps (typical)  
Two selectable differential inputs and four low skew outputs are  
available. The integrated bias voltage reference enables easy  
interfacing of single-ended signals to the device inputs. The device is  
optimized for low power consumption and low additive phase noise.  
• Propagation delay: 225ps (maximum)  
• Low additive phase jitter, RMS, fREF = 156.25MHz, VPP = 1V,  
12kHz – 20MHz: 36fs (maximum)  
• Full 3.3V and 2.5V supply voltage  
• Maximum device current consumption (IEE): 56mA (maximum)  
• Available in lead-free (RoHS 6), 16-Lead VFQFPN package  
• -40°C to 85°C ambient operating temperature  
• Supports case temperature ≤105°C operations  
• Accepts single-ended LVCMOS levels. See Applications section  
• Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also  
accept single-ended LVCMOS levels. See Applications section  
Wiring the Differential Input Levels to Accept Single-ended Levels  
(Figure 1A and Figure 1B)  
Pin Assignment  
Block Diagram  
VCC  
12 11 10  
13  
9
4
QA0  
nQA0  
8
7
6
VREF  
QB0  
nQB0  
QB1  
14  
15  
nPCLKA  
PCLKA  
VCC  
PCLKA  
nPCLKA  
QA1  
nQA1  
16  
5
nQB1  
1
2
3
VCC  
QB0  
nQB0  
8SLVP2102  
16-Lead VFQFPN  
PCLKB  
nPCLKB  
QB1  
3.0mm x 3.0mm x 0.925mm package body  
nQB1  
NL Package  
Top View  
Voltage  
VREF  
Reference  
©2018 Integrated Device Technology, Inc.  
1
March 13, 2018  
 
8SLVP2102 Datasheet  
Pin Descriptions and Characteristics  
Table 1. Pin Descriptions  
Number  
Name  
VEE  
Type  
Description  
1
2
3
Power  
Unused  
Input  
Negative supply pin.  
nc  
Do not connect.  
PCLKB  
Pulldown  
Non-inverting differential LVPECL clock/data input.  
Pullup/  
Pulldown  
Inverting differential LVPECL clock/data input. VCC/2 default when left  
floating.  
4
nPCLKB  
Input  
5
6
VCC  
Power  
Input  
Power supply pins.  
PCLKA  
Pulldown  
Non-inverting differential LVPECL clock/data input.  
Pullup/  
Pulldown  
Inverting differential LVPECL clock/data input. VCC/2 default when left  
floating.  
7
nPCLKA  
Input  
8
VREF  
Output  
Output  
Output  
Output  
Output  
Bias voltage reference for the PCLK, nPCLK inputs.  
Differential output pair A0. LVPECL interface levels.  
Differential output pair A1. LVPECL interface levels.  
Differential output pair B0. LVPECL interface levels.  
Differential output pair B1. LVPECL interface levels.  
9, 10  
11, 12  
13, 14  
15, 16  
QA0, nQA0  
QA1, nQA1  
QB0, nQB0  
QB1, nQB1  
NOTE: Pulldown and Pullup refers to an internal input resistors. See Table 2, Pin Characteristics, for typical values.  
Table 2. Pin Characteristics  
Symbol  
CIN  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
pF  
Input Capacitance  
Input Pulldown Resistor  
Input Pullup Resistor  
2
RPULLDOWN  
RPULLUP  
51  
51  
k  
k  
©2018 Integrated Device Technology, Inc.  
2
March 13, 2018  
8SLVP2102 Datasheet  
Absolute Maximum Ratings  
NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress  
specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the DC Characteristics or  
AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.  
Item  
Rating  
Supply Voltage, VCC  
Inputs, VI  
3.63V  
-0.5V to VCC + 0.5V  
Outputs, IO  
Continuous Current  
Surge Current  
50mA  
100mA  
Input Sink/Source, IREF  
±2mA  
Maximum Junction Temperature, TJ,MAX  
Storage Temperature, TSTG  
125°C  
-65°C to 150°C  
2000V  
ESD - Human Body Model (NOTE 1)  
ESD - Charged Device Model (NOTE 1)  
1500V  
NOTE 1: According to JEDEC/JESD 22-A114/22-C101.  
DC Electrical Characteristics  
Table 3A. Power Supply DC Characteristics, V = 3.3V ± 5%, V = 0V, T = -40°C to 85°C  
CC  
EE  
A
Symbol  
VCC  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
3.465  
56  
Units  
V
Power Supply Voltage  
Power Supply Current  
3.135  
3.3  
IEE  
mA  
QA[0:1] and QB[0:1]  
terminated 50W ± 1% to VCC – 2V  
ICC  
Power Supply Current  
180  
mA  
Table 3B. Power Supply DC Characteristics, V = 2.5V ± 5%, V = 0V, T = -40°C to 85°C  
CC  
EE  
A
Symbol  
VCC  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
2.625  
50  
Units  
V
Power Supply Voltage  
Power Supply Current  
2.375  
2.5  
IEE  
mA  
QA[0:1] and QB[0:1]  
terminated 50W ± 1% to VCC – 2V  
ICC  
Power Supply Current  
180  
mA  
©2018 Integrated Device Technology, Inc.  
3
March 13, 2018  
8SLVP2102 Datasheet  
Table 3C. LVPECL DC Characteristics, V = 3.3V ± 5%, V = 0V, T = -40°C to 85°C  
CC  
EE  
A
Symbol  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
Input  
High  
Current  
PCLKA, nPCLKA;  
PCLKB, nPCLKB  
IIH  
VCC = VIN = 3.465V  
150  
μA  
Input  
Low  
Current  
PCLKA, PCLKB  
V
CC = 3.465V, VIN = 0V  
-10  
μA  
μA  
IIL  
nPCLKA, nPCLKB  
VCC = 3.465V, VIN = 0V  
IREF = 2mA  
-150  
Reference Voltage for Input  
Bias  
VREF  
VCC – 1.6  
VCC – 1.3  
VCC – 1.1  
V
VOH  
VOL  
Output High Voltage; NOTE 1  
Output Low Voltage; NOTE 1  
VCC – 1.1  
VCC – 2.0  
VCC – 0.9  
VCC – 1.5  
VCC – 0.8  
VCC – 1.4  
V
V
NOTE 1: Outputs terminated with 50to VCC – 2V.  
Table 3D. LVPECL DC Characteristics, V = 2.5V ± 5%, V = 0V, T = -40°C to 85°C  
CC  
EE  
A
Symbol  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
Input  
High  
Current  
PCLKA, nPCLKA;  
PCLKB, nPCLKB  
IIH  
VCC = VIN = 2.625V  
150  
μA  
Input  
Low  
Current  
PCLKA, PCLKB  
VCC = 2.625V, VIN = 0V  
VCC = 2.625V, VIN = 0V  
-10  
μA  
μA  
IIL  
nPCLKA, nPCLKB  
-150  
Reference Voltage for Input  
Bias  
VREF  
IREF = 2mA  
VCC – 1.6  
VCC – 1.3  
VCC – 1.1  
V
VOH  
VOL  
Output High Voltage; NOTE 1  
Output Low Voltage; NOTE 1  
VCC – 1.1  
VCC – 2.0  
VCC – 0.9  
VCC – 1.5  
VCC – 0.8  
VCC – 1.4  
V
V
NOTE 1: Outputs terminated with 50to VCC – 2V.  
©2018 Integrated Device Technology, Inc.  
4
March 13, 2018  
8SLVP2102 Datasheet  
AC Electrical Characteristics  
Table 4A. AC Electrical Characteristics, V = 3.3V ± 5% or 2.5V ± 5%, V = 0V, T = -40°C to 85°C  
CC  
EE  
A
Symbol  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
PCLKA,  
Input  
nPCLKA;  
fREF  
2
GHz  
Frequency PCLKB,  
nPCLKB  
PCLKA,  
Input  
nPCLKA;  
V/t  
1.5  
40  
V/ns  
ps  
Edge Rate PCLKB,  
nPCLKB  
PCLKA, nPCLKA to any  
QAx, nQAx or PCLKB, nPCLKB to any  
QBx, nQBx for VPP = 0.1V or 0.3V  
Propagation Delay;  
NOTE 1  
tPD  
135  
225  
tsk(o)  
tsk(b)  
tsk(p)  
Output Skew; NOTE 2, 3  
Bank Skew; NOTE 3, 4  
Pulse Skew  
5
3
15  
10  
25  
ps  
ps  
ps  
fREF = 100MHz  
10  
Part-to-Part Skew;  
NOTE 3, 5  
tsk(pp)  
100  
-58  
175  
ps  
f
QB0 = 500MHz, VPP(PCLKB) = 0.15V,  
CMR(PCLKB) = 1V and  
QA0 = 62.5MHz, VPP(PCLKA) = 1V,  
CMR(PCLKA) = 1V  
V
dB  
f
Spurious Suppression,  
Coupling from QA0 to  
QB0  
V
tJIT, SP  
fQB0 = 500MHz, VPP(PCLKB) = 0.15V,  
CMR(PCLKB) = 1V and  
QA0 = 15.625MHz, VPP(PCLKA) = 1V,  
CMR(PCLKA) = 1V  
V
-70  
dB  
f
V
Channel_ISOL Channel Isolation  
fREF = 122.88MHz  
20% to 80%  
65  
90  
dB  
ps  
V
tR / tF  
Output Rise/ Fall Time  
25  
0.1  
0.2  
140  
1.5  
1.5  
fREF < 1.5GHz  
fREF > 1.5GHz  
Peak-to-Peak Input  
Voltage; NOTE 6, 8  
VPP  
V
Common Mode Input  
Voltage; NOTE 6, 7, 8  
VCMR  
1.0  
VCC – 0.6  
V
VCC = 3.3V, fREF 2GHz  
VCC = 2.5V, fREF 2GHz  
VCC = 3.3V, fREF 2GHz  
0.40  
0.35  
0.80  
0.60  
0.55  
1.2  
1.0  
1.0  
20  
V
V
V
Output Voltage Swing,  
Peak-to-Peak  
VO(pp)  
Differential Output  
Voltage Swing,  
Peak-to-Peak  
VDIFF_OUT  
VCC = 2.5V, fREF 2GHz  
0.70  
1.1  
2.0  
V
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is  
mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium  
has been reached under these conditions.  
NOTE 1: Measured from the differential input crossing point to the differential output crosspoint.  
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential crosspoints.  
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.  
NOTE 4: Defined as skew within a bank with equal load conditions. Measured at the differential crosspoints.  
NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and  
with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential crosspoints.  
NOTE 6: V should not be less than -0.3V. V should not be higher than V .  
CC  
IL  
IH  
NOTE 7: Common mode input voltage is defined at the crosspoint.  
NOTE 8: For single-ended LVCMOS input applications, please refer to the Applications Information, Wiring the Differential Input to accept  
single-ended levels, Figures 1A and 1B.  
©2018 Integrated Device Technology, Inc.  
5
March 13, 2018  
8SLVP2102 Datasheet  
Table 4B. AC Addtive Phase Jitter Electrical Characteristics, V = 3.3V ± 5%, V = 0V, T = -40°C to 85°C  
CC  
EE  
A
Symbol  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
f
REF = 122.88MHz Square Wave, VPP = 1V,  
Integration Range: 1kHz – 40MHz  
79  
45  
45  
43  
32  
32  
43  
31  
31  
95  
fs  
fREF = 122.88MHz Square Wave, VPP = 1V,  
Integration Range: 10kHz – 20MHz  
61  
61  
49  
36  
36  
50  
35  
35  
fs  
fs  
fs  
fs  
fs  
fs  
fs  
fs  
fREF = 122.88MHz Square Wave, VPP = 1V,  
Integration Range: 12kHz – 20MHz  
fREF = 156.25MHz Square Wave, VPP = 1V,  
Integration Range: 1kHz – 40MHz  
Buffer Additive  
Phase Jitter, RMS;  
refer to Additive  
Phase Jitter Section  
fREF = 156.25MHz Square Wave, VPP = 1V,  
Integration Range: 10kHz – 20MHz  
tJIT  
fREF = 156.25MHz Square Wave, VPP = 1V,  
Integration Range: 12kHz – 20MHz  
fREF = 156.25MHz Square Wave, VPP = 0.5V,  
Integration Range: 1kHz – 40MHz  
fREF = 156.25MHz Square Wave, VPP = 0.5V,  
Integration Range: 10kHz – 20MHz  
fREF = 156.25MHz Square Wave, VPP = 0.5V,  
Integration Range: 12kHz – 20MHz  
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device  
is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal  
equilibrium has been reached under these conditions.  
Table 4C. AC Addtive Phase Jitter Electrical Characteristics, V = 2.5V ± 5%, V = 0V, T = -40°C to 85°C  
CC  
EE  
A
Symbol  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
f
REF = 122.88MHz Square Wave, VPP = 1V,  
82  
50  
50  
51  
37  
37  
48  
34  
34  
95  
fs  
Integration Range: 1kHz – 40MHz  
fREF = 122.88MHz Square Wave, VPP = 1V,  
Integration Range: 10kHz – 20MHz  
66  
66  
68  
48  
48  
54  
38  
38  
fs  
fs  
fs  
fs  
fs  
fs  
fs  
fs  
fREF = 122.88MHz Square Wave, VPP = 1V,  
Integration Range: 12kHz – 20MHz  
fREF = 156.25MHz Square Wave, VPP = 1V,  
Integration Range: 1kHz – 40MHz  
Buffer Additive  
Phase Jitter, RMS;  
refer to Additive  
Phase Jitter Section  
fREF = 156.25MHz Square Wave, VPP = 1V,  
Integration Range: 10kHz – 20MHz  
tJIT  
fREF = 156.25MHz Square Wave, VPP = 1V,  
Integration Range: 12kHz – 20MHz  
fREF = 156.25MHz Square Wave, VPP = 0.5V,  
Integration Range: 1kHz – 40MHz  
fREF = 156.25MHz Square Wave, VPP = 0.5V,  
Integration Range: 10kHz – 20MHz  
fREF = 156.25MHz Square Wave, VPP = 0.5V,  
Integration Range: 12kHz – 20MHz  
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device  
is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal  
equilibrium has been reached under these conditions.  
©2018 Integrated Device Technology, Inc.  
6
March 13, 2018  
8SLVP2102 Datasheet  
Additive Phase Jitter  
The spectral purity in a band at a specific offset from the fundamental  
compared to the power of the fundamental is called the dBc Phase  
Noise. This value is normally expressed using a Phase noise plot  
and is most often the specified plot in many applications. Phase noise  
is defined as the ratio of the noise power present in a 1Hz band at a  
specified offset from the fundamental frequency to the power value of  
the fundamental. This ratio is expressed in decibels (dBm) or a ratio  
of the power in the 1Hz band to the power in the fundamental. When  
the required offset is specified, the phase noise is called a dBc value,  
which simply means dBm at a specified offset from the fundamental.  
By investigating jitter in the frequency domain, we get a better  
understanding of its effects on the desired application over the entire  
time record of the signal. It is mathematically possible to calculate an  
expected bit error rate given a phase noise plot.  
Offset from Carrier Frequency (Hz)  
As with most timing specifications, phase noise measurements have  
issues relating to the limitations of the equipment. Often the noise  
floor of the equipment is higher than the noise floor of the device. This  
is illustrated above. The device meets the noise floor of what is  
shown, but can actually be lower. The phase noise is dependent on  
the input source and measurement equipment.  
Measured using a Wenzel 156.25MHz Oscillator as the input source.  
©2018 Integrated Device Technology, Inc.  
7
March 13, 2018  
8SLVP2102 Datasheet  
Parameter Measurement Information  
2V  
2V  
SCOPE  
SCOPE  
VCC  
VCC  
Qx  
Qx  
nQx  
nQx  
VEE  
VEE  
-1.3V±1.65V  
-0.5V±0.125V  
3.3V LVPECL Output Load AC Test Circuit  
2.5V LVPECL Output Load AC Test Circuit  
V
CC  
nQx  
Qx  
nPCLKA,  
nPCLKB  
nQy  
Qy  
PCLKA,  
PCLKB  
V
EE  
Differential Input Level  
Output Skew  
nQx  
Qx  
Part 1  
nQx  
Qx  
nQy  
Qy  
Part 2  
nQy  
tPLH  
tPHL  
Qy  
tsk(pp)  
tsk(p)= |tPHL - tPLH  
|
Part-to-Part Skew  
Pulse Skew  
©2018 Integrated Device Technology, Inc.  
8
March 13, 2018  
8SLVP2102 Datasheet  
Parameter Measurement Information, continued  
nQX0  
QX0  
nQA[0:1],  
nQB[0:1]  
nQX1  
QX1  
QA[0:1],  
QB[0:1]  
tsk(b)  
Where X is Bank A or Bank B  
Bank Skew  
Output Rise/Fall Time  
Spectrum of Output Signal Q  
Active Channel  
A0  
A1  
nPCLKA,  
nPCLKB  
PCLKA,  
PCLKB  
Channel_ISOL = A0 – A1  
nQA[0:1],  
nQB[0:1]  
Inactive Channel  
QA[0:1],  
QB[0:1]  
tPD  
ƒ
Frequency  
(fundamental)  
Propagation Delay  
Channel Isolation  
©2018 Integrated Device Technology, Inc.  
9
March 13, 2018  
8SLVP2102 Datasheet  
Applications Information  
Wiring the Differential Input to Accept Single-Ended Levels  
The IDT8SLVP2102I inputs can be interfaced to LVPECL, LVDS,  
CML or LVCMOS drivers. Figure 1A illustrates how to DC couple a  
single LVCMOS input to the IDT8SLVP2102I. The value of the series  
resistance RS is calculated as the difference between the  
transmission line impedance and the driver output impedance. This  
resistor should be placed close to the LVCMOS driver. To avoid  
cross-coupling of single-ended LVCMOS signals, apply the LVCMOS  
signals to no more than one PCLK input.  
A practical method to implement Vth is shown in Figure 1B below.  
The reference voltage Vth = V1 = VCC/2, is generated by the bias  
resistors R1 and R2. The bypass capacitor (C1) is used to help filter  
noise on the DC bias. This bias circuit should be located as close to  
the input pin as possible.  
The ratio of R1 and R2 might need to be adjusted to position the V1  
in the center of the input voltage swing. For example, if the input clock  
swing is 2.5V and VCC = 3.3V, R1 and R2 value should be adjusted  
to set V1 at 1.25V. The values below apply when both the  
single-ended swing and VCC are at the same voltage.  
Figure 1A. DC-Coupling a Single LVCMOS Input to the  
IDT8SLVP2102I  
When using single-ended signaling, the noise rejection benefits of  
differential signaling are reduced. Even though the differential input  
can handle full rail LVCMOS signaling, it is recommended that the  
amplitude be reduced, particularly if both input references are  
LVCMOS to minimize cross talk. The datasheet specifies a lower  
differential amplitude, however this only applies to differential signals.  
For single-ended applications, the swing can be larger, however VIL  
load. This configuration requires that the sum of the output  
impedance of the driver (Ro) and the series resistance (Rs) equals  
the transmission line impedance. R3 and R4 in parallel should equal  
the transmission line impedance; for most 50applications, R3 and  
R4 will be 100. The values of the resistors can be increased to  
reduce the loading for slower and weaker LVCMOS driver.  
Though some of the recommended components of Figure 1B might  
not be used, the pads should be placed in the layout so that they can  
be utilized for debugging purposes. The datasheet specifications are  
characterized and guaranteed by using a differential signal.  
cannot be less than -0.3V and VIH cannot be more than VCC + 0.3V.  
Figure 1B shows a way to attenuate the PCLK input level by a factor  
of two as well as matching the transmission line between the  
LVCMOS driver and the IDT8SLVP2102I at both the source and the  
Figure 1B. Alternative DC Coupling a Single LVCMOS Input to the IDT8SLVP2102I  
©2018 Integrated Device Technology, Inc.  
10  
March 13, 2018  
8SLVP2102 Datasheet  
Recommendations for Unused Input and Output Pins  
Inputs:  
Outputs:  
PCLK/nPCLK Inputs  
LVPECL Outputs  
For applications not requiring the use of a differential input, both the  
PCLK and nPCLK pins can be left floating. Though not required, but  
for additional protection, a 1kresistor can be tied from PCLK to  
ground.  
All unused LVPECL outputs can be left floating. We recommend that  
there is no trace attached. Both sides of the differential output pair  
should either be left floating or terminated.  
©2018 Integrated Device Technology, Inc.  
11  
March 13, 2018  
8SLVP2102 Datasheet  
3.3V LVPECL Clock Input Interface  
The PCLK /nPCLK accepts LVPECL, LVDS, CML and other  
differential signals. Both signals must meet the VPP and VCMR input  
requirements. Figures 2A to 2E show interface examples for the  
PCLK/ nPCLK input driven by the most common driver types. The  
input interfaces suggested here are examples only. If the driver is  
from another vendor, use their termination recommendation. Please  
consult with the vendor of the driver component to confirm the driver  
termination requirements.  
3.3V  
3.3V  
3.3V  
3.3V  
Zo = 50Ω  
3.3V  
PCLK  
PCLK  
R1  
100Ω  
nPCLK  
Zo = 50Ω  
nPCLK  
LVPECL  
LVPECL  
Input  
CML  
CML Built-In Pullup  
Input  
Figure 2A. PCLK/nPCLK Input Driven by a CML Driver  
Figure 2B. PCLK/nPCLK Input Driven by a  
Built-In Pullup CML Driver  
3.3V  
3.3V  
3.3V  
R3  
R4  
125Ω  
125Ω  
Zo = 50Ω  
Zo = 50Ω  
PCLK  
nPCLK  
LVPECL  
Input  
LVPECL  
R1  
R2  
84Ω  
84Ω  
Figure 2C. PCLK/nPCLK Input Driven by a  
3.3V LVPECL Driver  
Figure 2D. PCLK/nPCLK Input Driven by a  
3.3V LVPECL Driver with AC Couple  
3.3V  
3.3V  
฀o= 50฀  
PCLK  
R1  
100฀  
nPCLK  
฀o= 50฀  
LVPECL  
Input  
LVDS  
Figure 2E. PCLK/nPCLK Input Driven by a  
3.3V LVDS Driver  
©2018 Integrated Device Technology, Inc.  
12  
March 13, 2018  
8SLVP2102 Datasheet  
2.5V LVPECL Clock Input Interface  
The PCLK /nPCLK accepts LVPECL, LVDS, CML and other  
differential signals. Both signals must meet the VPP and VCMR input  
requirements. Figures 3A to 3E show interface examples for the  
PCLK/ nPCLK input driven by the most common driver types. The  
input interfaces suggested here are examples only. If the driver is  
from another vendor, use their termination recommendation. Please  
consult with the vendor of the driver component to confirm the driver  
termination requirements.  
2.5V  
2.5V  
2.5V  
2.5V  
2.5V  
PCLK  
PCLK  
nPCLK  
nPCLK  
LVPECL  
CML Built-In Pullup  
LVPECL  
Input  
CML  
Input  
Figure 3A. PCLK/nPCLK Input Driven by a CML Driver  
Figure 3B. PCLK/nPCLK Input Driven by a  
Built-In Pullup CML Driver  
2.5V  
2.5V  
2.5V  
PCLK  
nPCLK  
LVPECL  
Input  
LVPECL  
Figure 3C. PCLK/nPCLK Input Driven by a  
2.5V LVPECL Driver  
Figure 3D. PCLK/nPCLK Input Driven by a  
2.5V LVPECL Driver with AC Couple  
PCLK  
nPCLK  
Figure 3E. PCLK/nPCLK Input Driven by a  
2.5V LVDS Driver  
©2018 Integrated Device Technology, Inc.  
13  
March 13, 2018  
8SLVP2102 Datasheet  
VFQFPN EPAD Thermal Release Path  
In order to maximize both the removal of heat from the package and  
the electrical performance, a land pattern must be incorporated on  
the Printed Circuit Board (PCB) within the footprint of the package  
corresponding to the exposed metal pad or exposed heat slug on the  
package, as shown in Figure 4. The solderable area on the PCB, as  
defined by the solder mask, should be at least the same size/shape  
as the exposed pad/slug area on the package to maximize the  
thermal/electrical performance. Sufficient clearance should be  
designed on the PCB between the outer edges of the land pattern  
and the inner edges of pad pattern for the leads to avoid any shorts.  
and dependent upon the package power dissipation as well as  
electrical conductivity requirements. Thus, thermal and electrical  
analysis and/or testing are recommended to determine the minimum  
number needed. Maximum thermal and electrical performance is  
achieved when an array of vias is incorporated in the land pattern. It  
is recommended to use as many vias connected to ground as  
possible. It is also recommended that the via diameter should be 12  
to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is  
desirable to avoid any solder wicking inside the via during the  
soldering process which may result in voids in solder between the  
exposed pad/slug and the thermal land. Precautions should be taken  
to eliminate any solder voids between the exposed heat slug and the  
land pattern. Note: These recommendations are to be used as a  
guideline only. For further information, please refer to the Application  
Note on the Surface Mount Assembly of Amkor’s Thermally/  
Electrically Enhance Leadframe Base Package, Amkor Technology.  
While the land pattern on the PCB provides a means of heat transfer  
and electrical grounding from the package to the board through a  
solder joint, thermal vias are necessary to effectively conduct from  
the surface of the PCB to the ground plane(s). The land pattern must  
be connected to ground through these vias. The vias act as “heat  
pipes”. The number of vias (i.e. “heat pipes”) are application specific  
SOLDER  
PIN  
SOLDER  
EXPOSED HEAT SLUG  
PIN  
PIN PAD  
GROUND PLANE  
LAND PATTERN  
(GROUND PAD)  
PIN PAD  
THERMAL VIA  
Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)  
©2018 Integrated Device Technology, Inc.  
14  
March 13, 2018  
8SLVP2102 Datasheet  
Termination for 3.3V LVPECL Outputs  
The clock layout topology shown below is a typical termination for  
LVPECL outputs. The two different layouts mentioned are  
recommended only as guidelines.  
transmission lines. Matched impedance techniques should be used  
to maximize operating frequency and minimize signal distortion.  
Figures 5A and 5B show two different layouts which are  
recommended only as guidelines. Other suitable clock layouts may  
exist and it would be recommended that the board designers  
simulate to guarantee compatibility across all printed circuit and clock  
component process variations.  
The differential outputs are a low impedance follower output that  
generate ECL/LVPECL compatible outputs. Therefore, terminating  
resistors (DC current path to ground) or current sources must be  
used for functionality. These outputs are designed to drive 50  
3.3V  
R3  
R4  
125฀  
125฀  
3.3V  
3.3V  
Zo = 50฀  
Zo = 50฀  
+
_
Input  
R1  
84฀  
R2  
84฀  
Figure 5A. 3.3V LVPECL Output Termination  
Figure 5B. 3.3V LVPECL Output Termination  
©2018 Integrated Device Technology, Inc.  
15  
March 13, 2018  
8SLVP2102 Datasheet  
Termination for 2.5V LVPECL Outputs  
Figure 6A and Figure 6B show examples of termination for 2.5V  
LVPECLdriver. These terminations are equivalent to terminating 50  
to VCC – 2V. For VCC = 2.5V, the VCC – 2V is very close to ground  
level. The R3 in Figure 6B can be eliminated and the termination is  
shown in Figure 6C.  
2.5V  
VCC = 2.5V  
2.5V  
2.5V  
VCC = 2.5V  
50Ω  
R1  
R3  
250Ω  
250Ω  
+
50Ω  
50Ω  
+
–
50Ω  
–
2.5V LVPECL Driver  
R1  
R2  
50Ω  
50Ω  
2.5V LVPECL Driver  
R2  
R4  
62.5Ω  
62.5Ω  
R3  
18Ω  
Figure 6A. 2.5V LVPECL Driver Termination Example  
Figure 6B. 2.5V LVPECL Driver Termination Example  
2.5V  
VCC = 2.5V  
50Ω  
+
50Ω  
–
2.5V LVPECL Driver  
R1  
R2  
50Ω  
50Ω  
Figure 6C. 2.5V LVPECL Driver Termination Example  
©2018 Integrated Device Technology, Inc.  
16  
March 13, 2018  
8SLVP2102 Datasheet  
Power Considerations  
This section provides information on power dissipation and junction temperature for the IDT8SLVP2102I.  
Equations and example calculations are also provided.  
1. Power Dissipation.  
The total power dissipation for the IDT8SLVP2102I is the sum of the core power plus the power dissipated in the load(s).  
The following is the power dissipation for VCC = 3.465V, which gives worst case results.  
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.  
The maximum current at 85° is as follows:  
IEE_MAX = 56mA  
•
•
Power (core)MAX = VCC_MAX * IEE_MAX = 3.465V * 56mA = 194.04mW  
Power (outputs)MAX = 36mW/Loaded Output pair  
If all outputs are loaded, the total power is 4 * 36mW = 144mW  
Total Power_MAX (3.465V, with all outputs switching) = 194.04mW + 144mW = 338.04mW  
2. Junction Temperature.  
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The  
maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond  
wire and bond pad temperature remains below 125°C.  
The equation for Tj is as follows: Tj = JA * Pd_total + TA  
Tj = Junction Temperature  
JA = Junction-to-Ambient Thermal Resistance  
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)  
TA = Ambient Temperature  
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance JA must be used. Assuming no air flow and  
a multi-layer board, the appropriate value is 74.7°C/W per Table 5 below.  
Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:  
85°C + 0.338W * 74.7°C/W = 110.2°C. This is below the limit of 125°C.  
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of  
board (multi-layer).  
Table 5. Thermal Resistance for 16-Lead VFQFPN, Forced Convection  
JA  
JA by Velocity  
Meters per Second  
0
1
2.5  
Multi-Layer PCB, JEDEC Standard Test Boards  
74.7°C/W  
65.3°C/W  
58.5°C/W  
©2018 Integrated Device Technology, Inc.  
17  
March 13, 2018  
8SLVP2102 Datasheet  
3. Calculations and Equations.  
The purpose of this section is to calculate the power dissipation for the LVPECL output pair.  
LVPECL output driver circuit and termination are shown in Figure 7.  
VCC  
Q1  
VOUT  
RL  
VCC - 2V  
Figure 7. LVPECL Driver Circuit and Termination  
To calculate power dissipation into the load, use the following equations which assume a 50load, and a termination voltage of VCC – 2V.  
These are typical calculations.  
•
•
For logic high, VOUT = VOH_MAX = VCC_MAX – 0.8V  
(VCC_MAX – VOH_MAX) = 0.8V  
For logic low, VOUT = VOL_MAX = VCC_MAX – 1.4V  
(VCC_MAX – VOL_MAX) = 1.4V  
Pd_H is power dissipation when the output drives high.  
Pd_L is the power dissipation when the output drives low.  
Pd_H = [(VOH_MAX – (VCC_MAX – 2V))/RL] * (VCC_MAX – VOH_MAX) = [(2V – (VCC_MAX – VOH_MAX))/RL] * (VCC_MAX – VOH_MAX) =  
[(2V – 0.8V)/50] * 0.8V = 19.2mW  
Pd_L = [(VOL_MAX – (VCC_MAX – 2V))/RL] * (VCC_MAX – VOL_MAX) = [(2V – (VCC_MAX – VOL_MAX))/RL] * (VCC_MAX – VOL_MAX) =  
[(2V – 1.4V)/50] * 1.4V = 16.8mW  
Total Power Dissipation per output pair = Pd_H + Pd_L = 36mW  
©2018 Integrated Device Technology, Inc.  
18  
March 13, 2018  
8SLVP2102 Datasheet  
Case Temperature Considerations  
The IDT8SLVP2102I supports applications in a natural convection environment that does not have any thermal conductivity through ambient  
air. The printed circuit board (PCB) is typically in a sealed enclosure without any natural or forced air flow and is kept at or below a specific  
temperature. The device package design incorporates an exposed pad (ePad) with enhanced thermal parameters which is soldered to the  
PCB where most of the heat escapes from the bottom exposed pad. For this type of application, it is recommended to use the junction-to-board  
thermal characterization parameter JB (Psi-JB) to calculate the junction temperature (TJ) and ensure it does not exceed the maximum allowed  
junction temperature in the Absolute Maximum Rating table.  
The junction-to-board thermal characterization parameter, JB, is calculated using the following equation:  
TJ = TCB + JB x Pd, Where  
TJ = Junction temperature at steady state condition in (oC).  
T
CB = Case temperature (Bottom) at steady state condition in (oC).  
JB = Thermal characterization parameter to report the difference between junction temperature and the temperature of the board  
measured at the top surface of the board.  
Pd = power dissipation (W) in desired operating configuration.  
T
J
T
CB  
The ePad provides a low thermal resistance path for heat transfer to the PCB and represents the key pathway to transfer heat away from the  
IC to the PCB. It’s critical that the connection of the exposed pad to the PCB is properly constructed to maintain the desired IC case temperature  
(TCB). A good connection ensures that temperature at the exposed pad (TCB) and the board temperature (TB) are relatively the same. An  
improper connection can lead to increased junction temperature, increased power consumption and decreased electrical performance. In  
addition, there could be long-term reliability issues and increased failure rate.  
Example Calculation for Junction Temperature (TJ): TJ = TCB + JB x Pd  
Package type:  
Body size:  
ePad size:  
Thermal Via:  
JB  
16-Lead VFQFPN  
3mm x 3mm x0.9mm  
1.7mm x 1.7mm  
2 x 2 matrix  
5.1 C/W  
105oC  
TCB  
Pd  
0.338 W  
For the variables above, the junction temperature is equal to 107oC. Since this is below the maximum junction temperature of 125oC, there  
are no long term reliability concerns. In addition, since the junction temperature at which the device was characterized using forced convection  
is 110.2oC, this device can function without the degradation of the specified AC or DC parameters.  
©2018 Integrated Device Technology, Inc.  
19  
March 13, 2018  
 
8SLVP2102 Datasheet  
Reliability Information  
Table 6. vs. Air Flow Table for a 16-Lead VFQFPN  
JA  
JA at 0 Air Flow  
Meters per Second  
0
1
2.5  
Multi-Layer PCB, JEDEC Standard Test Boards  
74.7°C/W  
65.3°C/W  
58.5°C/W  
Transistor Count  
The transistor count for the 8SLVP2102 is: 261  
Package Outline Drawings  
The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is  
the most current data available.  
www.idt.com/document/psc/16-vfqfpn-package-outline-drawing-30-x-30-x-09-mm-05-mm-170-x-170-mm-epad-nlnlg16p2  
Ordering Information  
Table 7. Ordering Information  
Part/Order Number  
8SLVP2102ANLGI  
8SLVP2102ANLGI8  
8SLVP2102ANLGI/W  
Marking  
202AI  
Package  
Shipping Packaging  
Tube  
Temperature  
-40C to 85C  
-40C to 85C  
-40C to 85C  
“Lead-Free” 16-Lead VFQFPN  
“Lead-Free” 16-Lead VFQFPN  
“Lead-Free” 16-Lead VFQFPN  
202AI  
Tape & Reel, Pin 1 Orientation: EIA-481-C  
Tape & Reel, Pin 1 Orientation: EIA-481-D  
202AI  
Table 8. Pin 1 Orientation in Tape and Reel Packaging  
Part Number Suffix  
Pin 1 Orientation  
Illustration  
8
Quadrant 1 (EIA-481-C)  
/W  
Quadrant 2 (EIA-481-D)  
©2018 Integrated Device Technology, Inc.  
20  
March 13, 2018  
8SLVP2102 Datasheet  
Revision History  
Date  
Description of Change  
Updated the package outline drawings; however, no technical changes  
Completed other minor changes  
March 13, 2018  
Added a feature about case temperature to Features  
Added Case Temperature Considerations  
August 21, 2017  
Updated the Package Outline Drawings. No mechanical changes.  
February 26, 2014  
January 28, 2014  
Ordering Info: Changed Tray to Tube.  
Changed Note 6 to read “VIL should not be less than -0.3V. VIH should not be higher than VCC.”  
Added Features Bullet: Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also accept single-ended  
LVCMOS levels.  
Added NOTE 8 to VPP, VCMR.  
January 30, 2013  
Updated the “Wiring the Differential Input to Accept Single-Ended Levels” note.  
Ordering Information Table - added additional row.  
Added Orientation Packaging Table.  
July 31, 2012  
June 20, 2012  
Power Supply DC Characteristics Tables - changed ICC to 180mA. Added “±1” to test conditions (PCN #651).  
Corporate Headquarters  
6024 Silver Creek Valley Road  
San Jose, CA 95138 USA  
www.IDT.com  
Sales  
Tech Support  
1-800-345-7015 or 408-284-8200  
Fax: 408-284-2775  
www.IDT.com/go/sales  
www.IDT.com/go/support  
DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as “IDT”) reserve the right to modify the products and/or specifications described herein at any time, without  
notice, at IDT’s sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed  
in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any  
particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intel-  
lectual property rights of IDT or any third parties.  
IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably  
expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.  
Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of  
IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc.. All rights reserved.  
©2018 Integrated Device Technology, Inc.  
21  
March 13, 2018  
16-VFQFPN Package Outline Drawing  
3.0 x 3.0 x 0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad  
NL/NLG16P2, PSC-4169-02, Rev 05, Page 1  
‹ꢀ,QWHJUDWHGꢀ'HYLFHꢀ7HFKQRORJ\ꢁꢀ,QFꢂ  
16-VFQFPN Package Outline Drawing  
3.0 x 3.0 x 0.9 mm, 0.5mm Pitch, 1.70 x 1.70 mm Epad  
NL/NLG16P2, PSC-4169-02, Rev 05, Page 2  
Package Revision History  
Description  
Rev 04 Remove Bookmak at Pdf Format & Update Thickness Tolerance  
Change QFN to VFQFPN  
Date Created Rev No.  
Oct 25, 2017  
Jan 18, 2018  
Rev 05  
‹ꢀ,QWHJUDWHGꢀ'HYLFHꢀ7HFKQRORJ\ꢁꢀ,QFꢂ  
厂商 型号 描述 页数 下载

RUBYCON

 		8SLE15M 导电性高分子铝固体电解电容器[ CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS ] 2 页

IDT

 		8SLVD1204-33 [ 2:4, LVDS Output Fanout Buffer ] 18 页

IDT

 		8SLVD1204-33NLGI [ 2:4, LVDS Output Fanout Buffer ] 18 页

IDT

 		8SLVD1204-33NLGI8 [ 2:4, LVDS Output Fanout Buffer ] 18 页

IDT

 		8SLVD1204-33_18 [ 2:4, LVDS Output Fanout Buffer ] 18 页

IDT

 		8SLVD1204NLGI [ 2:4 LVDS Output Fanout Buffer ] 18 页

IDT

 		8SLVD1204NLGI8 [ 2:4 LVDS Output Fanout Buffer ] 18 页

IDT

 		8SLVD1212 [ 1:12, LVDS Output Fanout Buffer ] 20 页

IDT

 		8SLVD1212ANLGI [ 1:12, LVDS Output Fanout Buffer ] 20 页

IDT

 		8SLVD1212ANLGI8 [ 1:12, LVDS Output Fanout Buffer ] 20 页

购物指南

支付方式

配送服务

售后服务

发票须知

优惠券使用规则

特色服务

PCBA制造

国产品牌推荐

国产料号替代

质量保证

技术资料

行业资讯

关于我们

关于壹壹捌

联系我们

联系我们

服务热线：400-618-9990

企业邮箱：sales@ic118.com

服务时间：周一至周六 8:30-17:30

壹壹捌官方微信号

PDF索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

IC型号索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

Copyright 2024 gkzhan.com Al Rights Reserved 京ICP备06008810号-21 京

深圳网络警察报警平台
公共信息安全网络监察
经营性网站备案信息
不良信息举报中心
工商网监电子标识
全国公安机关备案
0.204831s