请登录

免费注册
全部商品
电子元器件
方案中心
工业品
PDF资料
购物车 0
上传BOM

产品分类

找货询价

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

QQ咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

会员中心
购物车
技术支持

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

售后咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

AZM100LVE310

型号：

AZM100LVE310

描述：

ECL / PECL 2 ： 8差分时钟驱动器[ ECL/PECL 2:8 Differential Clock Driver ]

品牌：

ETC[ ETC ]

页数：

5 页

PDF大小：

146 K

下载PDF手册
ARIZONA MICROTEK, INC.  
AZ100LVE310  
ECL/PECL 2:8 Differential Clock Driver  
FEATURES  
PACKAGE AVAILABILITY  
•
•
•
•
•
•
•
Operating Range of 3.0V to 5.5V  
Low Skew  
PACKAGE  
PART NO.  
MARKING  
AZM100LVE310  
Guaranteed Skew Spec  
PLCC 28  
AZ100LVE310FN  
Differential Design  
VBB Output  
75kΩ Internal Input Pulldown Resistors  
Direct Replacement for ON Semiconductor  
MC100LVE310 & MC100E310  
PLCC 28 T&R AZ100LVE310FNR2 AZM100LVE310  
DESCRIPTION  
The AZ100LVE310 is a low skew 2:8 fanout buffer designed with clock distribution in mind. The device  
features fully differential clock paths to minimize both device and system skew. The AZ100LVE310 offers two  
selectable clock inputs allowing redundant or test clocks to be incorporated into the system clock trees.  
The AZ100LVE310 provides a VBB output for single-ended use or a DC bias reference for AC coupling to the  
device. For single–ended input applications, the VBB reference should be connected to one side of the CLKa/CLKb  
differential input pair. The input signal is then fed to the other CLKa/CLKb input. The VBB pin should be used only  
as a bias for the AZ100LVE310 as its current sink/source capability is limited. When used, the VBB pin should be  
bypassed to ground via a 0.01µF capacitor.  
Both sides of the differential output must be terminated into 50Ω to ensure that the tight skew specification is  
met, even if only one side is used. In most applications all eight differential pairs will be used and therefore  
terminated. In the case where fewer than eight pairs are used, all output pairs on the same package side (sharing the  
same VCCO) as the pairs being used should be terminated to maintain minimum skew. Failure to do this will result in  
small degradations of propagation delay (on the order of 10–20ps) of the outputs being used; while not being  
catastrophic to most designs this will result in an increase in skew.  
NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.  
VCCO  
Q0  
Q0  
Q1  
Q1  
Q2  
Q2  
25  
24  
23  
22  
21  
20  
19  
VEE  
CLK_SEL  
CLKa  
26  
27  
28  
1
18  
17  
16  
15  
14  
13  
12  
Q3  
Q3  
Q4  
Pinout: 28-Lead  
PLCC (top view)  
VCCO  
Q4  
VCC  
CLKa  
VBB  
2
3
Q5  
CLKb  
4
Q5  
5
6
7
8
9
10  
11  
CLKb  
NC  
VCCO  
Q7  
Q6  
Q7  
Q6  
1630 S. STAPLEY DR., SUITE 125 • MESA, ARIZONA 85204 • USA • (480) 962-5881 • FAX (480) 890-2541  
www.azmicrotek.com  
AZ100LVE310  
LOGIC SYMBOL  
Q0  
Q0  
PIN DESCRIPTION  
Q1  
Q1  
PIN  
FUNCTION  
Differential Input Pairs  
Differential Input Pairs  
Input Clock Select  
CLKa, C¯¯L¯K¯a¯  
CLKb, C¯¯L¯K¯b¯  
CLK_SEL  
Q2  
Q2  
Q0, Q¯¯0 – Q7, Q¯¯7 Differential Output Pairs  
VBB  
VBB Output  
CLKa  
CLKa  
Q3  
Q3  
VCC , VCCO  
VEE  
Positive Supply  
Negative Supply  
No Connect  
NC  
Q4  
Q4  
CLKb  
CLKb  
CLK_SEL  
Input Clock  
CLKa Selected  
0
1
Q5  
Q5  
CLKb Selected  
CLK_SEL  
Q6  
Q6  
Q7  
Q7  
VBB  
Absolute Maximum Ratings are those values beyond which device life may be impaired.  
Symbol  
Characteristic  
Rating  
Unit  
VCC  
PECL Power Supply (VEE = 0V)  
0 to +8.0  
0 to +6.0  
-8.0 to 0  
-6.0 to 0  
50  
Vdc  
Vdc  
Vdc  
Vdc  
VI  
PECL Input Voltage  
ECL Power Supply  
ECL Input Voltage  
Output Current  
(VEE = 0V)  
(VCC = 0V)  
(VCC = 0V)  
--- Continuous  
--- Surge  
VEE  
VI  
IOUT  
mA  
100  
TA  
TSTG  
Operating Temperature Range  
Storage Temperature Range  
-40 to +85  
-65 to +150  
°C  
°C  
100K ECL DC Characteristics (VEE = -3.0V to -5.5V, VCC = VCCO = GND)  
-40°C  
0°C  
Typ  
-955  
25°C  
Typ  
85°C  
Symbol  
Characteristic  
Unit  
Min  
Typ  
Max  
Min  
Max  
Min  
Max  
Min  
Typ  
Max  
VOH  
Output HIGH Voltage1  
Output LOW Voltage1  
Input HIGH Voltage  
Input LOW Voltage  
Reference Voltage  
Input HIGH Current  
Input LOW Current  
Power Supply Current  
-1085 -1005  
-880  
-1025  
-880  
-1025  
-955  
-880  
-1025  
-955  
-880  
mV  
mV  
mV  
mV  
mV  
µA  
VOL  
VIH  
VIL  
VBB  
IIH  
-1830 -1695 -1555 -1810 -1705 -1620 -1810 -1705 -1620 -1810 -1705 -1620  
-1165  
-1810  
-1380  
-880  
-1165  
-880  
-1165  
-880  
-1165  
-880  
-1475  
-1260  
150  
-1475 -1810  
-1475 -1810  
-1475 -1810  
-1260 -1380  
-1260 -1380  
-1260 -1380  
150  
0.5  
60  
150  
0.5  
60  
150  
0.5  
60  
0.5  
IIL  
µA  
IEE  
55  
55  
55  
65  
70  
mA  
1.  
Each output is terminated through a 50Ω resistor to VCC – 2V.  
March 2002 * REV - 3  
www.azmicrotek.com  
2
AZ100LVE310  
100K LVPECL DC Characteristics (VEE = GND, VCC = VCCO = +3.3V)  
-40°C  
Typ  
0°C  
Typ  
2345  
1595  
25°C  
Typ  
85°C  
Typ  
Symbol  
Characteristic  
Unit  
Min  
2215  
1470  
2135  
1490  
1920  
Max  
2420  
1745  
2420  
1825  
2040  
150  
Min  
2275  
1490  
2135  
1490  
1920  
Max  
2420  
1680  
2420  
1825  
2040  
150  
Min  
2275  
1490  
2135  
1490  
1920  
Max  
2420  
1680  
2420  
1825  
2040  
150  
Min  
2275  
1490  
2135  
1490  
1920  
Max  
2420  
1680  
2420  
1825  
2040  
150  
VOH  
VOL  
VIH  
VIL  
VBB  
IIH  
Output HIGH Voltage1,2  
Output LOW Voltage1,2  
Input HIGH Voltage1  
Input LOW Voltage1  
Reference Voltage1  
Input HIGH Current  
Input LOW Current  
Power Supply Current  
2295  
1605  
2345  
1595  
2345  
1595  
mV  
mV  
mV  
mV  
mV  
µA  
0.5  
0.5  
0.5  
0.5  
IIL  
µA  
mA  
IEE  
1.  
55  
60  
55  
60  
55  
60  
65  
70  
For supply voltages other that 3.3V, use the ECL table values and ADD supply voltage value.  
2.  
Each output is terminated through a 50Ω resistor to VCC – 2V.  
100K PECL DC Characteristics (VEE = GND, VCC = VCCO = +5.0V)  
-40°C  
Typ  
0°C  
Typ  
4045  
3295  
25°C  
Typ  
85°C  
Typ  
Symbol  
Characteristic  
Unit  
Min  
3915  
3170  
3835  
3190  
3620  
Max  
4120  
3445  
4120  
3525  
3740  
150  
Min  
3975  
3190  
3835  
3190  
3620  
Max  
4120  
3380  
4120  
3525  
3740  
150  
Min  
3975  
3190  
3835  
3190  
3620  
Max  
4120  
3380  
4120  
3525  
3740  
150  
Min  
3975  
3190  
3835  
3190  
3620  
Max  
4120  
3380  
4120  
3525  
3740  
150  
VOH  
VOL  
VIH  
VIL  
VBB  
IIH  
Output HIGH Voltage1,2  
Output LOW Voltage1,2  
Input HIGH Voltage1  
Input LOW Voltage1  
Reference Voltage1  
Input HIGH Current  
Input LOW Current  
Power Supply Current  
3995  
3305  
4045  
3295  
4045  
3295  
mV  
mV  
mV  
mV  
mV  
µA  
0.5  
0.5  
0.5  
0.5  
IIL  
µA  
mA  
IEE  
1.  
55  
60  
55  
60  
55  
60  
65  
70  
For supply voltages other that 5.0V, use the ECL table values and ADD supply voltage value.  
2.  
Each output is terminated through a 50Ω resistor to VCC – 2V.  
AC Characteristics (VEE = -3.0V to -5.5V, VCC = VCCO = GND or VEE = GND, VCC = VCCO = +3.0 to +5.5V)  
-40°C  
0°C  
25°C  
85°C  
Symbol  
Characteristic  
Unit  
Min  
Typ  
Max  
Min  
Typ  
Max  
Min  
Typ  
Max  
Min  
Typ  
Max  
Propagation Delay to  
tPLH / tPHL Output  
IN (Diff)1  
IN (SE)2  
525  
500  
725  
750  
75  
550  
550  
750  
775  
75  
550  
550  
750  
800  
50  
575  
600  
775  
850  
50  
ps  
ps  
tSKEW  
Within-Device Skew  
Part-to-Part Skew (Diff)3  
250  
250  
200  
200  
VPP (AC) Minimum Input Swing4  
250  
250  
250  
250  
mV  
V
VEE  
+
VCC  
0.4  
-
VEE  
+
VCC  
0.4  
-
VEE  
+
VCC  
0.4  
-
VEE  
+
VCC  
0.4  
-
VCMR  
Common Mode Range5  
1.8  
1.8  
1.8  
1.8  
Rise/Fall Time  
20 – 80%  
tr / tf  
1.  
250  
450  
650  
275  
375  
600  
275  
375  
600  
275  
375  
600  
ps  
The differential propagation delay is defined as the delay from the crossing point of the differential input signals to the crossing point of the  
differential output signals.  
2.  
3.  
4.  
The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal.  
The within-device skew is defined as the worst-case difference between any two similar delay paths within a single device.  
VPP is the minimum peak-to-peak differential input swing for which AC parameters are guaranteed. The VPP(min) is AC limited for the LVE310,  
because differential input as low as 50 mV will still produce full ECL levels at the output.  
5.  
VCMR is defined as the range within which the VIH level may vary, with the device still meeting the propagation delay specification. The VIL level  
must be such that the peak-to-peak voltage is less than 1.0V and greater than or equal to VPP(min).  
March 2002 * REV - 3  
www.azmicrotek.com  
3
AZ100LVE310  
PACKAGE DIAGRAM  
PLCC 28  
NOTES:  
MILLIMETERS  
INCHES  
1.  
DATUMS –L-, -M-, AND –N- DETERMINED  
WHERE TOP OF LEAD SHOULDER EXITS  
PLASTIC BODY AT MOLD PARTING LINE.  
DIMENSION G1, TRUE POSITION TO BE  
MEASURED AT DATUM –T-, SEATING PLANE.  
DIMENSIONS R AND U DO NOT INCLUDE  
MOLD FLASH. ALOWABLE MOLD FLASH IS  
0.010mm (0.250in.) PER SIDE.  
DIM  
A
MIN  
12.32  
12.32  
4.20  
MAX  
12.57  
12.57  
4.57  
MIN  
0.485  
0.485  
0.165  
0.090  
0.013  
MAX  
0.495  
0.495  
0.180  
0.110  
0.019  
2.  
3.  
B
C
E
2.29  
2.79  
F
0.33  
0.48  
4.  
DIMENSIONING AND TOLERANCING PER ANSI  
Y14.5M, 1982.  
G
H
J
1.27 BSC  
0.050 BSC  
0.66  
0.51  
0.64  
11.43  
11.43  
1.07  
1.07  
1.07  
0.81  
0.026  
0.020  
0.025  
0.450  
0.450  
0.042  
0.042  
0.042  
0.032  
5.  
6.  
CONTROLLING DIMENSION: INCH.  
THE PACKAGE TOP MAY BE SMALLER THAN  
THE PACKGE BOTTOM BY UP TO 0.012mm  
(0.300in.). DIMENSIONS R AND U ARE  
DETERMINED AT THE OUTERMOST  
EXTREMES OF THE PLASTIC BODY  
EXCLUSIVE OF MOLD FLASH, THE BAR  
BURRS, GATE BURRS AND INTERLEAD FLASH,  
BUT INCLUDING ANY MISMATCH BETWEEN  
THE TOP AND BOTTOM OF THE PLASTIC  
BODY.  
K
R
11.58  
11.58  
1.21  
1.21  
1.42  
0.50  
10O  
0.456  
0.456  
0.048  
0.048  
0.056  
0.020  
10O  
U
V
W
X
T
7.  
DIMENSION H DOES NOT INCLUDE DAMBAR  
PROTRUSION OR INTRUSION. THE DAMBAR  
PROTRUSION(S) SHALL NOT CAUSE THE H  
DIMENSION TO BE SMALLER THAN 0.025mm  
(0.635in.).  
Z
2O  
10.42  
1.02  
2O  
0.410  
0.040  
G1  
K1  
10.92  
0.430  
March 2002 * REV - 3  
www.azmicrotek.com  
4
AZ100LVE310  
Arizona Microtek, Inc. reserves the right to change circuitry and specifications at any time without prior notice. Arizona Microtek, Inc.  
makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Arizona  
Microtek, Inc. assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all  
liability, including without limitation special, consequential or incidental damages. Arizona Microtek, Inc. does not convey any license  
rights nor the rights of others. Arizona Microtek, Inc. products are not designed, intended or authorized for use as components in systems  
intended to support or sustain life, or for any other application in which the failure of the Arizona Microtek, Inc. product could create a  
situation where personal injury or death may occur. Should Buyer purchase or use Arizona Microtek, Inc. products for any such  
unintended or unauthorized application, Buyer shall indemnify and hold Arizona Microtek, Inc. and its officers, employees, subsidiaries,  
affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly  
or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that  
Arizona Microtek, Inc. was negligent regarding the design or manufacture of the part.  
March 2002 * REV - 3  
www.azmicrotek.com  
5
厂商 型号 描述 页数 下载

AZM

 		AZM100EL07 ECL / PECL 2输入XOR / XNOR[ ECL/PECL 2-Input XOR/XNOR ] 6 页

ETC

 		AZM100EL11 ECL / PECL 1 ： 2差分扇出缓冲器[ ECL/PECL 1:2 Differential Fanout Buffer ] 6 页

ETC

 		AZM100ELT21 差分PECL到CMOS / TTL转换器[ Differential PECL to CMOS/TTL Translator ] 5 页

AZM

 		AZM10EL07 ECL / PECL 2输入XOR / XNOR[ ECL/PECL 2-Input XOR/XNOR ] 6 页

ETC

 		AZM10EL11 ECL / PECL 1 ： 2差分扇出缓冲器[ ECL/PECL 1:2 Differential Fanout Buffer ] 6 页

购物指南

支付方式

配送服务

售后服务

发票须知

优惠券使用规则

特色服务

PCBA制造

国产品牌推荐

国产料号替代

质量保证

技术资料

行业资讯

关于我们

关于壹壹捌

联系我们

联系我们

服务热线：400-618-9990

企业邮箱：sales@ic118.com

服务时间：周一至周六 8:30-17:30

壹壹捌官方微信号

PDF索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

IC型号索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

Copyright 2024 gkzhan.com Al Rights Reserved 京ICP备06008810号-21 京

深圳网络警察报警平台
公共信息安全网络监察
经营性网站备案信息
不良信息举报中心
工商网监电子标识
全国公安机关备案
0.207832s