请登录

免费注册
全部商品
电子元器件
方案中心
工业品
PDF资料
购物车 0
上传BOM

产品分类

找货询价

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

QQ咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

会员中心
购物车
技术支持

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

售后咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

OXUSB954-LQAG

型号：

OXUSB954-LQAG

品牌：

PLX[ PLX TECHNOLOGY ]

页数：

34 页

PDF大小：

667 K

下载PDF手册
Data Sheet  
OXUSB954  
USB to Quad Serial Port Bridge  
Features  
„
USB 2.0 compatible at full speed; built-in 12-Mbps transceiver &  
SIE  
„
„
„
„
„
Backward-compatible with USB 1.1  
USB suspend/resume  
Serial port—high-speed transfers at up to 230 Kbps  
Additional UART for debug & code development  
Advanced 16-bit processor for USB transaction processing &  
control data processing  
„
„
„
„
„
„
„
„
1.5 K×16 internal RAM buffer for fast communications  
128-byte receive & transmit FIFO  
Configurable line control allows 8-bit words as well as 5, 6 & 7  
Optional odd, even or no parity & 1 or 2 stop bits  
Serial 2-wire interface to support EEPROM configuration  
Watchdog timer  
Utilizes low-cost external crystal circuitry  
Plug & play compatible  
„
USB host device drivers available (Windows® 98, Windows 2000,  
Windows XP)  
„
„
3.3-V operation  
100-pin LQFP  
Overview  
The Oxford Semiconductor OXUSB954 USB-to-quad serial port is the  
ideal bridge between USB port and up to four serial port peripherals.  
This intelligent device complies with USB2.0 at full speed, as well as  
standard serial port specifications. It delivers the advantages of USB,  
such as high-speed data transfers and plug-and-play capabilities, to  
peripherals with a serial port interface, making it ideal for connections to  
high-speed modems or ISDN terminal adapters. The combination of  
device and software renders the interface transparent to peripherals and  
requires no firmware changes, making it possible for serial peripherals to  
interface with USB with minimum modification. This feature is ideal for  
legacy applications.  
DS-0016 Oct 06  
External—Free Release  
1
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
Figure 1 shows the Oxford Semiconductor OXUSB954.  
Figure 1 OXUSB954 Diagram  
Watchdog  
Timer  
DTR  
RTS  
DCD  
DSR  
VP  
USB  
Interface  
VM  
Serial  
Timer 1  
Timer 0  
Interface  
x4  
CTS  
RI  
16-Bit  
Processor  
Serial  
interface  
Engine  
Txd  
Rxd  
16-Bit Address/Data Bus  
UART_Txd  
UART_Rxd  
Debug  
UART  
CLK  
3 Kbytes RAM  
Mask ROM  
PLL & Clock  
Generator  
x2  
External  
Memory  
Interface  
EEPROM  
Serial  
Interface  
SCL  
SDA  
Functionality  
The OXUSB954 integrated 16-bit processor has direct access to the RAM  
buffer, external memory, I/O interfaces, and all control and status  
registers. It runs at up to 5 MIPs. It serves as a micro-controller for USB  
peripherals, offering additional processing power that allows the design  
of intelligent peripherals that can process data prior to passing it to the  
host PC. This type of task optimization enhances system efficiency and  
improves overall performance, while the masked ROM instruction set  
promotes efficient code for algorithm and USB transaction processing.  
The processor supports up to 240 software interrupt vectors.  
The processor provides the following address modes:  
„
„
„
„
„
Memory-to-memory  
Memory-to register  
Register-to-register  
Immediate-to-register  
Immediate-to-memory  
Register, direct, immediate, indirect and indirect-indexed addressing  
modes are supported, plus an additional auto-increment mode, in which  
a register used as an address pointer is automatically incremented after  
each use, making repetitive operations more efficient.  
2
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
The processor features program control, logical and integer arithmetic  
instructions. All instructions are sixteen bits wide, although some  
instructions require operands, which may occupy another one or two  
words. Several short immediate instructions are available, allowing  
operations with small constant operands to fit into a 16-bit instruction.  
The processor divide/multiply function contains all the instructions of  
the base processor with additional integer divide and multiply  
instructions. A signed multiply instruction takes two 16-bit operands  
and returns a 32-bit result. A signed divide instruction divides a 32-bit  
operand by a 16-bit operand.  
Programmable Timers  
There are two built-in programmable timers that generate interrupts.  
Both timers decrement on every micro-second clock tick and generate an  
interrupt when the timer reaches zero. Similarly, a separate watchdog  
timer, that can also generate an interrupt on the OXUSB954, is also  
provided.  
USB  
Internal buffer memory in the USB controller is used to buffer data and  
USB packets. The memory is accessed by the 16-bit processor and the  
serial interface engine (SIE).  
USB transactions are automatically routed to the memory buffer, using  
pointers and block sizes set up by the processor, which reads data from  
the interface, processes and packetizes it. If there is no activity on the  
USB for 3 ms, the USB enters a suspend state.  
The USB controller transceiver with its differential driver can transmit  
and receive serial data at full speed (12 Mbps). While the transceiver  
driver is differential, the receiver section comprises a differential receiver  
and two single-ended receivers. Internally, the transceiver interfaces to  
the SIE; externally it connects to the USB PHY. The USB controller serial  
interface provides access to external EEPROMs and can support a variety  
of serial EEPROM formats.  
Communication and data flow on the USB is implemented using  
uniquely-identifiable endpoints, which are the terminals of  
communication flow between a USB host and USB devices. The  
OXUSB954 supports 10 endpoints, numbered 0 to 9.  
DS-0016 Oct 06  
External—Free Release  
3
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
Serial Ports  
The four UART serial ports can be individually configured for rates from  
300 to 230.4 K baud, providing USB access to external serial devices.  
An additional independent UART serial port is provided for code  
development and debugging, supporting transmit and receive data at  
rates from 7200 to 115.2 K baud. The UART timers are independent of  
the general-purpose timers.  
When the receiver buffer transitions to full or the transmit buffer  
transitions to empty, a UART interrupt is generated.  
Clocks  
In the OXUSB954, PLL circuitry generates the internal 48-MHz clock,  
which is connected to CLK and X2. The circuitry is designed to allow the  
use of a low-cost 12-MHz crystal oscillator, supplied internally or from  
an application source connected directly to the CLK input pin. If the PLL  
is disabled, a 48-MHz crystal or clock can be used.  
EEPROM Support  
The OXUSB954 interfaces with a serial EEPROM device to program the  
OXUSB954.  
An EEPROM is required for the correct functionality of the OXUSB954  
ꢀ
ꢀ
External Memory  
The 16-bit memory interface on the OXUSB954 can support a variety of  
external RAM and ROM. Each external memory space can be 8 or 16 bits  
wide, and can be programmed for up to seven wait states. The byte-  
addressable memory address range is divided into two banks that can  
each be assigned to internal or external ROM under register control.  
External memory is required for the correct functionality of the  
OXUSB954.  
4
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
Registers  
This section documents the registers used to configure, use, and obtain  
status information about, the OXUSB954. Register locations and reset  
values are given for each register. Other locations in the register address  
space are reserved.  
Processor Control  
The processor control registers in the OXUSB954 configure the device to  
operate at different clock frequencies and select a power-saving mode  
that is used to suspend USB operation. In addition, the version control  
register located in the ROM BIOS can be read to discover the firmware  
version. Table 1 lists the processor control registers  
Table 1 Processor Control Registers  
Register  
Address  
0x0C006  
0x0C008  
0x0C00A  
0x0C014  
0x0C0E0  
0x0C0E2  
0x0C0E4  
0x0C0E4  
Register Details  
page 6  
page 6  
page 5  
page 7  
page 7  
page 8  
page 8  
page 8  
Config  
Speed Control  
Power Down Control  
Breakpoint  
UART Control  
Status  
UART Transmit Data  
UART Receive Data  
PowerDownControl  
Offset: 0x0C00A  
Reset: 0x00  
7
6
5
4
3
2
1
0
USB  
GPIO  
PUD[1]  
PUD[0]  
Suspend  
Halt  
Read/write  
In power-down mode, the peripherals are paused and the counters and  
timers stop incrementing. Specifying Suspend or Halt invokes power-  
down mode, although associated features differ as explained below.  
USB  
Enable restart on USB transition; results in device power up. Must be one of:  
0—disable restart  
1—enable restart  
(1)  
Selects the power-up delay. Select one of the following:  
PUD[1:0]  
00—0 ms  
01—1 ms  
10—8 ms  
11—64 ms  
The power-up delay is the time between the device powering-up and  
executing the application. A delay in the power-up procedure allows the clock  
to settle before the application commences  
DS-0016 Oct 06  
External—Free Release  
5
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
Suspend  
Invoke suspend mode; stops all device clocks to save power. Must be one of:  
0—no action  
1—suspend the device  
Suspend mode terminates with a transition on either USB or the GPIO  
interrupt lines, if enabled. Device resumption is followed by the delay specified  
in PUD[1:0]  
Halt  
Invoke halt mode; stops solely the processor clock. Halt mode terminates with  
any interrupt. Device resumption is followed by the delay specified in PUD[1:0]  
Note:  
1
Oxford Semiconductor advises you not to set this field to anything other than 1 ms.  
The processor can be configured to restart if there is activity on any of  
the four ring indicator pins.  
ꢀ
SpeedControl  
Offset: 0x0C008  
7
6
5
4
3
2
1
0
SPD[3]  
SPD[2]  
SPD[1]  
SPD[0]  
Reset: 0x00  
Read/write  
This register is used to select the operational speed of the OXUSB954.  
48 MHz is selected after a power-up or reset.  
SPD[3:0]  
Speed selector control; must be one of:  
0000—48 MHz (default)  
0001—24 MHz  
0010—16 MHz  
0011—12 MHz  
0100—9.6 MHz  
0101—8 MHz  
0110—6.86 MHz  
0111—6 MHz  
1000—5.33 MHz  
1001—4.80 MHz  
1010—4.36 MHz  
1011—4.00 MHz  
1100—3.69 MHz  
1101—3.42 MHz  
1110—3.20 MHz  
1111—3.00 MHz  
Config  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
ILC  
C0  
CD  
Offset: 0x0C006  
Reset: 0x02  
Read only  
ILC  
Custom logic selector; must be one of:  
0—external custom logic  
1—internal custom logic  
6
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
(1)  
Clock source selector; must be one of:  
C0  
0—PCLK=X1, RCLK=X1  
1—PCLK=2/3 X1, RCLK=X1 (default)  
CD  
Configuration disable; must be one of:  
0—configuration by software allowed  
1—configuration by software disallowed  
This is a sticky bit used to lock the configuration by writing to it from within the  
boot PROM code  
Note:  
1
X1 input pin must be 12 MHz when using the PLL.  
Breakpoint  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0]  
Offset: 0x0C014  
Reset: 0x00  
Read/write  
This register holds the breakpoint address. Accessing this register  
generates an interrupt.  
A[15:0]  
Breakpoint address  
UARTControl  
Offset: 0x0C0E0  
Reset: 0x00  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
Div8 B[2] B[1] B[0]  
Read/write  
This register facilitates debugging over the UART serial debugging  
interface.  
Div8  
Pre-scaler trigger; used in conjunction with B[2:0]. Must be one of:  
0—not used  
1—used  
If the pre-scaler is used, its effect is to divide the input clock by 8 to generate  
the UART clock  
B[2:0]  
Baud rate selector; see Table 2 on page 7 for details  
Table 2 Debug UART Baud Rates  
B[2:0] Bit Setting  
Baud Rate (Kbaud)  
Baud Rate with Div8  
Pre-Scaler (Kbaud)  
000  
001  
010  
011  
100  
101  
110  
115.2  
57.6  
38.4  
28.8  
19.2  
14.4  
9.6  
14.4  
7.2  
4.8  
3.6  
2.4  
1.8  
1.2  
DS-0016 Oct 06  
External—Free Release  
7
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
Table 2 Debug UART Baud Rates  
B[2:0] Bit Setting  
Baud Rate (Kbaud)  
Baud Rate with Div8  
Pre-Scaler (Kbaud)  
111  
7.2  
0.9  
UARTStatus  
Offset: 0x0C0E2  
7
6
5
4
3
2
1
0
RxF  
TxF  
Reset: 0x00  
Read only  
This register facilitates debugging over the UART serial debugging  
interface.  
RxF  
Receive buffer full flag; must be one of:  
0—not full  
1—full  
TxF  
Transmit buffer flag; must be one of:  
0—not full  
1—full  
Note:  
1
The device does not support error detection on receive  
UARTTransmit  
7
6
5
4
3
2
1
0
TR[7]  
TR[6]  
TR[5]  
TR[4]  
TR[3]  
TR[2]  
TR[1]  
TR[0]  
Offset: 0x0C0E4  
Reset: 0x00  
Write only  
TR[7:0]  
UART data for transmitting  
UARTReceive  
7
6
5
4
3
2
1
0
RD[7]  
RD[6]  
RD[5]  
RD[4]  
RD[3]  
RD[2]  
RD[1]  
RD[0]  
Offset: 0x0C0E4  
Reset: 0x00  
Read only  
RD[7:0]  
UART data received  
UART Interface  
On the OXUSB954 UART serial ports, individual baud rate selection is  
made in the appropriate line control register, which includes an optional  
pre-scaler. For each UART, buffer and control status are monitored in the  
Status register, while transmit and receive data is written or read from  
the UART transmit/receive data register. The UART timers are  
independent of the general-purpose timers.  
8
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
When the receiver buffer transitions to full or the transmit buffer  
transitions to empty, a UART interrupt is generated on the rising edge.  
The interrupts are prioritized, with UART 1 having the highest priority.  
The QuadUARTInterrupt Status register identifies the highest-priority  
interrupt requiring service, adjusting this information as each interrupt  
is serviced until no interrupts are outstanding.  
Table 3 lists the UART interface registers.  
Table 3 UART Interface Registers  
Register  
UART 1 LineControl  
Address  
0x0BF00  
Register Details  
page 10  
UART 1 Modem Control  
UART 1 Status  
0x0BF02  
0x0BF04  
0x0BF06  
0x0BF06  
0x0BF10  
0x0BF12  
0x0BF14  
0x0BF16  
0x0BF16  
0x0BF20  
0x0BF22  
0x0BF24  
0x0BF26  
0x0BF26  
0x0BF30  
0x0BF32  
0x0BF34  
0x0BF36  
0x0BF36  
0x0BF40  
0x0BF42  
page 11  
page 12  
page 13  
page 13  
UART 1 Transmit Data  
UART 1 Receive Data  
UART 2 LineControl  
UART 2 Modem Control  
UART 2 Status  
UART 2 Transmit Data  
UART 2 Receive Data  
UART 3 LineControl  
UART 3 Modem Control  
UART 3 Status  
UART 3 Transmit Data  
UART 3 Receive Data  
UART 4 LineControl  
UART 4 Modem Control  
UART 4 Status  
UART 4 Transmit Data  
UART 4 Receive Data  
Quad UART Interrupt Status  
Quad UART Enable  
page 13  
page 14  
DS-0016 Oct 06  
External—Free Release  
9
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
UART 1 LineControl  
Offset: 0x0BF00  
UART 2 LineControl  
Offset: 0x0BF10  
UART 3 LineControl  
Offset: 0x0BF20  
UART 4LineControl  
Offset: 0x0BF30  
Reset: 0x00  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
W[1] W[0] BK  
SP  
OE  
PE  
S
Div32 Div8 B[2] B[1] B[0]  
Read/write  
W[1:0]  
BK  
Word length; must be one of:  
00—5 bits  
01—6 bits  
10—7 bits  
11—8 bits  
Break trigger; must be one of:  
0—resumes serial output  
1—stops serial output  
When a break is in force, serial output becomes inactive and remains so,  
regardless of transmitter activity, until BK is cleared  
SP  
Stick parity; must be one of:  
0—no action  
1—send parity as 0 if even, or 1 if odd  
OE  
PE  
Parity indicator; must be one of:  
0—even  
1—odd  
Parity enable; must be one of:  
0—turn parity off  
1—turn parity off  
S
Number of stop bits; must be one of:  
0—1 stop bit  
1—2 stop bits  
Div32  
Pre-scaler trigger; used in conjunction with B[2:0]. Must be one of:  
0—not used  
1—used  
If the pre-scaler is used, its effect is to divide the input clock by 32 to generate  
the UART clock  
Div8  
Pre-scaler trigger; used in conjunction with B[2:0]. Must be one of:  
0—not used  
1—used  
If the pre-scaler is used, its effect is to divide the input clock by 8 to generate  
the UART clock  
B[2:0]  
Baud rate selector; see Table 4 on page 11 for details  
10  
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
Table 4 UART Baud Rates  
B[2:0] Bit Setting  
Baud Rate  
(Kbaud)  
Baud Rate with  
Div32 Pre-Scaler  
(Kbaud)  
Baud Rate with  
Div8 Pre-Scaler  
(Kbaud)  
000  
001  
010  
011  
100  
101  
110  
111  
230.4  
115.2  
76.8  
57.6  
38.4  
28.8  
19.2  
14.4  
28.8  
14.4  
9.6  
7.2  
4.8  
3.6  
2.4  
1.8  
4.8  
3.6  
2.4  
1.8  
1.2  
900 baud  
600 baud  
450 baud  
UART 1 ModemControl  
Offset: 0x0BF02  
7
6
5
4
3
2
1
0
DTR  
RTS  
UART 2 ModemControl  
Offset: 0x0BF12  
UART 3 ModemControl  
Offset: 0x0BF22  
UART 4 ModemControl  
Offset: 0x0BF32  
Reset: 0x00  
Read/write  
DTR  
RTS  
Data terminal ready output  
Request to send output  
DS-0016 Oct 06  
External—Free Release  
11  
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
UART 1 StatusRegister  
Offset: 0x0BF04  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
FE  
BD  
OV  
E
RI DCD DSR CTS RxF TxF  
UART 2 StatusRegister  
Offset: 0x0BF14  
UART 3 StatusRegister  
Offset: 0x0BF24  
UART 4 StatusRegister  
Offset: 0x0BF34  
Reset: 0x00  
Read only  
FE  
BD  
Frame error indicator; must be one of:  
0—no problems  
1—frame error detected  
(1)  
Break detected indicator; must be one of:  
0—no problems  
1—break detected  
(1)  
OV  
Receiver overrun indicator; must be one of:  
0—no problems  
1—receiver overrun error  
E
Data parity error indicator; must be one of:  
0—no problems  
1—data parity error  
RI  
Ring indicator; must be one of:  
0—no ring  
1—ring input detected  
DCD  
DSR  
CTS  
RxF  
Data carrier detected indicator; must be one of:  
0—no data carrier  
1—data carrier input detected  
Data set ready indicator; must be one of:  
0—no data set ready  
1—data set ready input detected  
Clear to send indicator; must be one of:  
0—clear to send  
1—clear to send input detected  
Receive buffer full flag; must be one of:  
0—no problems  
1—Rx buffer is full  
(1)  
TxE  
Transmit buffer full flag; must be one of:  
0—no problems  
1—Tx buffer is empty  
Note  
1
RxF, BD and FE are cleared when the Rx data buffer is read.  
12  
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
UART 1 TransmitData  
Offset: 0x0BF06  
UART 2 TransmitRegister  
Offset: 0x0BF16  
UART 3 TransmitRegister  
Offset: 0x0BF26  
UART 4 TransmitRegister  
Offset: 0x0BF36  
7
6
5
4
3
3
7
2
2
5
1
1
3
0
TR[7]  
TR[6]  
TR[5]  
TR[4]  
TR[3]  
TR[2]  
TR[1]  
TR[0]  
Reset: 0x00  
Write only  
TR[7:0]  
UART data for transmitting  
UART 1 ReceiveData  
Offset: 0x0BF06  
UART 2 ReceiveRegister  
Offset: 0x0BF16  
UART 3 ReceiveRegister  
Offset: 0x0BF26  
UART 4 ReceiveRegister  
Offset: 0x0BF36  
7
6
5
4
0
RD[7]  
RD[6]  
RD[5]  
RD[4]  
RD[3]  
RD[2]  
RD[1]  
RD[0]  
Reset: 0x00  
Read only  
RD[7:0]  
IS[3:0]  
UART data received  
QuadUARTInterrupt Status  
Offset: 0x0BF40  
Reset: 0x00  
15  
14  
13  
12  
11  
10  
9
8
6
4
2
1
0
IS[3] IS[2] IS[1] IS[0]  
Read only  
Quad UART interrupt status. See Table 5 on page 14 for details  
DS-0016 Oct 06  
External—Free Release  
13  
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
Table 5 Quad UART Interrupt Status  
IS[3:0]  
0000  
0001  
0010  
0011  
0100  
0101  
0110  
0111  
1000  
Interrupt  
No interrupt pending  
Channel 1 Rx full  
Channel 2 Rx full  
Channel 3 Rx full  
Channel 4 Rx full  
Channel 1 Tx empty  
Channel 2 Tx empty  
Channel 3 Tx empty  
Channel 4 Tx empty  
QuadUARTEnable  
Offset: 0x0BF42  
Reset: 0x00  
7
6
5
4
3
2
1
0
I
E4  
E3  
E2  
E1  
Write only  
I
Interrupt select; must be one of:  
0—only issue an interrupt if IS[3:0] = 0000  
1—always issue interrupts  
E4, E3, E2,  
E1  
Quad UART channel enables; must be one of:  
0—disable the channel  
1—enable the channel  
The quad UART channels should be disabled for external custom logic  
development  
Programmable Timers  
Table 6 lists the programmable timers.  
Table 6 Programmable Timer Registers  
Register  
Watchdog Timer Count & Control Register  
Timer 0 Count Register  
Address  
0x0C00C  
0x0C010  
0x0C012  
Register Details  
page 15  
page 15  
Timer 1 Count Register  
page 15  
14  
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
WatchdogTimer  
Offset: 0x0C00C  
Reset: 0x00  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
WT TO[1] TO[0] EP ENB RC  
Read only  
(1)(3)  
Watchdog timeout indicator; must be one of:  
0—no timeout  
WT  
1—watchdog timeout occurred  
TO[1:0]  
Timeout count; must be one of:  
00—1 ms  
01—4 ms  
10—16 ms  
11—64 ms  
EP  
Enable permanent watchdog timer; must be one of:  
0—not permanently enabled  
1—permanently enabled  
ENB  
Enable watchdog timer; must be one of:  
0—watchdog timer disabled  
1—watchdog timer enabled  
(2)  
Enable the watchdog reset count; must be one of:  
RC  
0—watchdog reset count disabled  
1—watchdog reset count enabled  
Note:  
1
2
3
WT is cleared following the next external reset.  
RC must be set before a timeout occurs to prevent the watchdog triggering and the processor being reset.  
The watchdog timer overflow causes an internal processor reset, after which WT can be read to  
determine whether a watchdog timeout occurred.  
Timer0  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
T[15] T[14] T[13] T[12] T[11] T[10] T[9] T[8] T[7] T[6] T[5] T[4] T[3] T[2] T[1] T[0]  
Offset: 0x0C010  
Reset: 0x00  
Read/write  
T[15:0]  
T[15:0]  
Timer count value  
Timer1  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
T[15] T[14] T[13] T[12] T[11] T[10] T[9] T[8] T[7] T[6] T[5] T[4] T[3] T[2] T[1] T[0]  
Offset: 0x0C012  
Reset: 0x00  
Read/write  
Timer count value  
DS-0016 Oct 06  
External—Free Release  
15  
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
Interrupts  
Table 7 lists the software interrupts on the OXUSB954  
Table 7 OXUSB954 Software Interrupts (Sheet 1 of 2)  
Number  
Vector Address  
0x0000  
Interrupt Type  
0
1
2
3
4
5
6
7
8
Timer0  
Timer1  
0x0002  
0x0004  
0x0006  
0x0008  
0x000A  
0x000C  
0x000E  
0x0010  
UART Tx (debug port)  
UART Rx (debug port)  
Reserved  
USB Reset  
(1)  
USB SOF  
9
0x0012  
0x0014  
0x0016  
0x0018  
0x001A  
0x001C  
0x001E  
0x0020  
0x0022  
0x0024  
0x0026  
0x0028  
0x002A  
0x002C  
0x002E  
0x0030  
0x0032  
0x0034  
0x0036  
0x0038  
0x003A  
USB endpoint0 no error  
USB endpoint0 error  
USB endpoint1 no error  
USB endpoint1 error  
USB endpoint2 no error  
USB endpoint2 error  
USB endpoint3 no error  
USB endpoint3 error  
USB endpoint4 no error  
USB endpoint4 error  
USB endpoint5 no error  
USB endpoint5 error  
USB endpoint6 no error  
USB endpoint6 error  
USB endpoint7 no error  
USB endpoint7 no error  
USB endpoint8 error  
USB endpoint8 no error  
USB endpoint9 error  
USB endpoint9 no error  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
(2)  
(2)  
Quad UART interface/CU_IRQ0  
Quad UART interface/CU_IRQ1  
30  
31  
32  
33  
34  
0x003C  
0x003E  
0x0040  
0x0042  
0x0044  
(2)  
(2)  
Quad UART interface/DMA_IRQ0  
Quad UART interface/DMA_IRQ1  
(3)  
Ring 1 (if enabled)  
(3)  
Ring 2 (if enabled)  
16  
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
Table 7 OXUSB954 Software Interrupts (Sheet 2 of 2)  
Number  
Vector Address  
Interrupt Type  
(3)  
35  
36  
0x0046  
Ring 3 (if enabled)  
(3)  
0x0048  
Ring 4 (if enabled)  
Notes:  
1
2
An incoming SOF on the USB invokes an SOF interrupt.  
These interrupts are provided for external circuitry development. They can only be used if the quad  
UART channels are disabled  
3
These interrupts are available when the quad UART channels are enabled. Each UART has a GPIO pin  
dedicated for the ring indicator signal, and these inputs can be used as interrupts. They can also be used  
to activate the device when it is in suspend mode, by enabling the GPIO bit in PowerDownControl.  
Table 8 lists the interrupt registers on the device.  
Table 8 Interrupt Registers  
Register  
Interrupt Enable Register  
Address  
0x0C00E  
Register Details  
page 17  
InterruptEnable  
Offset: 0x0C00E  
Reset: 0x00  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
RI QINT USB  
UART GP  
T1  
T0  
Read/write  
Setting the bits identified in this register enables interrupts from the  
specified elements of the device. This register must be initialized after  
power-up and resets.  
RI  
0—disable ring interrupt  
1—enable ring interrupt  
QINT  
USB  
UART  
T1  
0—disable quad UARTs  
1—enable quad UARTs  
0—disable USB interrupt  
1—enable USB interrupt  
0—enable debug UART interrupt  
1—disable debug UART interrupt  
0—disable timer1 interrupt  
1—enable timer1 interrupt  
T0  
0—disable timer0 interrupt  
1—enable timer0 interrupt  
DS-0016 Oct 06  
External—Free Release  
17  
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
Memory Interface  
For external memory, the address range C100–FFFF is divided into two  
banks that can each be assigned to internal or external ROM by setting  
bits in the Extended Memory Control Register.The address range C100–  
FFFF is divided into two banks that can each be assigned to internal or  
external ROM under register control. The memory space is byte-  
addressable and is divided as shown in Table 9.  
Table 9 Memory Allocation  
Function  
Address  
Internal Ram  
External Ram  
Memory Mapped Registers  
Bank 0 External/Internal ROM  
Bank 1 External/Internal ROM  
0x0000 to 0x0BFF  
0x0C00 to 0xBFFF  
0xC000 to 0xC0FF  
0xC100 to 0xDFFF  
(1)(2)  
(1)(3)  
0xE000 to 0xFFFF  
Note:  
1
2
3
External or internal ROM is selected in the ExtendedMemory register.  
Default is external ROM.  
Default is internal ROM.  
External RAM can be implemented as 1 × 8-bit SRAM, 2 × 8-bit SRAM or  
1 × 16-bit SRAM; variations are selectable under register control.  
The signals nXRAMSEL, nXBHE and XA_0 are used differently depending  
on the SRAM configuration, as shown in Table 10.  
Table 10 Signal Use for the Memory Interface  
2 - n × 8 RAM  
XD[15:8] XD[7:0]  
1 - n × 8 ram  
XD[7:0  
nXRAMSEL  
1 - n × 16  
XD[15:0]  
nXRAMSEL  
nXBHE  
Data  
CS-  
nXBHE  
nXRAMSEL  
BHE-  
BLE-  
XA_0  
For pinout details, see “Pinout” on page 29. For SRAM timings, see  
“Timings” on page 26.  
18  
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
Table 11 lists the memory interface registers.  
Table 11 Memory Interface Registers  
Register  
Memory Control Register  
Extended Memory Control Register  
Address  
0x0C03E  
0x0C03A  
Register Details  
page 19  
page 19  
MemoryControl  
Offset: 0x0C03E  
Reset: 0x02  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
RA  
R0  
DB  
Read/write  
RA  
RO  
Wait state selector for internal RAM; must be one of:  
0—0 wait states(default)  
1—1 wait state  
Wait state selector for internal ROM; must be one of:  
0—0 wait states  
1—1 wait state (default)  
DB  
Enable debug mode; must be one of:  
0—disable debug mode  
(1)  
1—enable debug mode  
Note:  
1
In debug mode, the internal address bus is echoed to the external address pins.  
ExtendedMemory  
Offset: 0x0C03A  
Reset: 0x87FF  
Read/write  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
2CS EB1 EB0 CRD C[2] C[1] C[0] ROW RO[2] RO[1] RO[0] RAW RA[2] RA[1] RA[0]  
2CS  
Chip selector; must be one of:  
0—1 × external RAM  
1—2 × external RAM (default)  
For 2 × 8-bit RAM, also tie nXBHE to the upper 8 bits of the SRAM chip-select  
& nXRAMSEL to the lower 8 bits of the SRAM chip-select  
EB1  
EB0  
Enable ROM bank 1; must be one of:  
0—not enabled  
1—enabled (default)  
If ROM bank 1 is enabled, default is for external ROM  
Enable ROM bank 0; must be one of:  
0—not enabled (default)  
1—enabled  
If ROM bank 0 is enabled, default is for internal ROM  
CRD  
Enable clean read; must be one of:  
0—disabled (default)  
1—enabled  
C[2:0]  
Custom logic wait states in the range 2 to 7 (binary). Default 7  
DS-0016 Oct 06  
External—Free Release  
19  
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
ROW  
External ROM width selector; must be one of:  
0—16 bits  
1—8 bits (default)  
RO[2:0]  
RAW  
External ROM wait states in the range 0 to 7 (binary). Default 7  
External ROM width selector; must be one of:  
0—16 bits  
1—8 bits (default)  
RA[2:0]  
External RAM wait states in the range 0 to 7 (binary). Default 7  
USB  
The USB controller contains a number of registers. The first set of  
registers is for overall control and status functions, while the second  
group is dedicated to specific endpoint functions. Table 12 lists the USB  
registers.  
Table 12 USB Registers  
Register  
Address  
Register  
Details  
Endpoint 0 Address Register to Endpoint 9  
Address Register  
0x00120, 0x00124, 0x00128, 0x0012C, 0x00130,  
0x00134, 0x00138, 0x0013C, 0x00140, 0x00144  
page 24  
Endpoint 0 Count Register to Endpoint 9 Count  
0x00122, 0x00126, 0x0012A, 0x0012E, 0x00132,  
page 24  
Register  
0x00136, 0x0013A, 0x0013E, 0x00142, 0x00146  
Control & Status Register  
Frame Number Register  
USB Address Register  
Command Done Register  
0x0C080  
0x0C082  
0x0C084  
0x0C086  
page 21  
page 21  
page 22  
page 22  
page 24  
Endpoint 0 Control & Status Register to Endpoint 0x0C090, 0x0C092, 0x0C094, 0x0C096, 0x0C098,  
9 Control & Status Register 0x0C09A, 0x0C09C, 0x0C09E, 0x0C0A0, 0x0C0A2  
Endpoints  
Communication and data flow on the USB is implemented using  
uniquely-identifiable endpoints, which are the terminals of  
communication flow between a USB host and USB devices. The  
OXUSB954 supports 10 endpoints, numbered 0 to 9. Endpoint 0 is a  
control endpoint. It is the default pipe, which is used to initialize and  
manipulate the device. It also provides access to the device's  
configuration information, and supports control transfers. Other  
endpoints support interrupt transfers, bulk transfers, or isochronous  
transfers.  
On endpoint 0, DIR is read-only; it indicates the direction of the last  
completed transaction. If the direction is incorrect, the firmware must  
handle the error. On other endpoints, DIR is written, and if the direction  
of the transfer does not match DIR, the transaction is treated as though  
the endpoint is not enabled.  
20  
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
At the end of any transfer to an armed and enabled endpoint with DIR  
set correctly, an interrupt occurs. Depending on whether an error  
occurred, the interrupt vectors to a different location. At the end of the  
transfer, the corresponding endpoint is disarmed and the toggle bit is  
advanced if no error occurs. If a packet is received with an incorrect  
toggle state, it is ignored, so that if the host misses an ACK and resends  
data, it is only seen once.  
USB Control  
USBControl&Status  
Offset: 0x0C080  
Reset: 0x00  
7
6
5
4
3
2
1
0
URL  
WK  
UA  
US  
URA  
UE  
Read/write  
URL  
USB reset latch; must be one of:  
0—no reset  
1—USB received reset command  
Write 1 to this bit to clear it  
WK  
UA  
Wakeup trigger; must be one of:  
0—no wakeup  
1—send remote wakeup command to the USB  
Activity indicator; must be one of:  
0—no activity seen  
1—USB activity seen  
Write 1 to this bit to clear it  
US  
USB start-of-file command indicator; must be one of:  
0—no SOF command encountered  
1—SOF command encountered  
This bit is cleared when USBFrameNumber is read  
URA  
UE  
USB reset active indicator; must be one of:  
0—no reset currently active  
1—reset command currently active  
USB enable; must be one of:  
0—USB disabled  
1—USB enabled  
USBFrameNumber  
Offset: 0x0C082  
Reset: 0x00  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
S[10] S[9] S[8] S[7] S[6] S[5] S[4] S[3] S[2] S[1] S[0]  
Read/write  
S[10:0]  
SOF ID of the last SOF received  
DS-0016 Oct 06  
External—Free Release  
21  
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
USBAddress  
Offset: 0x0C084  
Reset: 0x00  
Read/write  
7
6
5
4
3
2
1
0
0
A[6]  
A[5]  
A[4]  
A[3]  
A[2]  
A[1]  
A[0]  
A[6:0]  
USB address of the device assigned by the host  
USBCommandDone  
Offset: 0x0C086  
Reset: 0x00  
7
6
5
4
3
2
1
0
M[1]  
M[0]  
Read/write  
M[1:0]  
Command done; see Table 13 on page 22 for details  
Table 13 Command Done Settings  
M1  
0
0
1
1
M0  
Function  
0
1
0
1
Sets command done for In or Out status phase  
Sets command done for Out status phase only  
Sets command done for In status phase only  
Undefined  
USB Endpoints  
EndpointControl&Status0 to EndpointControl&Status0  
Offset: 0x0C090, 0x0C092, 0x0C094, 0x0C096, 0x0C098, 0x0C09A, 0x0C09C, 0x0C09E, 0x0C0A0, 0x0C0A2  
Reset: 0x00  
Read/write  
7
6
5
4
3
2
1
0
Write  
Read  
Enable  
Arm  
Z
Stall  
8
ISO  
6
Dir  
15  
14  
13  
12  
11  
10  
9
7
5
4
0
3
2
1
Done Error Setup  
Stall ISO Dir Enable Arm  
Read mode  
Done  
Done indicator; must be one of:  
0—not done  
1—transaction completed  
When the transaction is complete, Arm is set to 0  
Error  
Error indicator; must be one of:  
0—no error  
1—error occurred on the last transaction for this endpoint  
22  
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
Setup  
Stall  
ISO  
Setup packet indicator; must be one of:  
0—no setup packet  
1—setup packet received  
Stall trigger; must be one of:  
0—no stall sent  
1—1—stall response sent in response to the next request on this endpoint  
ISO enable; must be one of:  
0—isochronous mode disabled  
1—isochronous mode enabled  
Dir  
Direction indicator; must be one of:  
0—receive from host  
1—transmit to host  
Enable  
Arm  
Enable endpoint; must be one of:  
0—endpoint disabled  
1—endpoint enabled  
Endpoint armed indicator; must be one of:  
0—not armed  
1—armed  
Write mode  
Z
Zero-length packet indicator; must be one of:  
0—non-zero packet  
1—zero-length packet  
Stall  
Stall trigger; must be one of:  
0—no stall response sent  
1—stall response sent in response to the next request on this endpoint  
(2)  
ISO enable; must be one of:  
0—isochronous mode disabled  
1—isochronous mode enabled  
ISO  
(1)  
Direction indicator; must be one of:  
Dir  
0—receive from host  
1—transmit to host  
Enable  
ARM  
Enable transfers to this endpoint; must be one of:  
0—transactions ignored  
1—transfers allowed  
If Arm is 0 & Enable is 1, the endpoint returns NAK to USB transmissions  
Allow enabled transfers; must be one of:  
0—transfer complete  
1—allow enabled transfers  
Note:  
1
2
Dir is read-only for endpoint 0.  
ISO is interpreted differently for endpoint 0. It allows independent stall responses for solely in or out  
transactions as follows: if ISO is set to 1, setting Stall to 0 stalls only in transactions and setting Stall to 1  
stalls solely out transactions.  
DS-0016 Oct 06  
External—Free Release  
23  
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
EndpointAddress0  
Offset: 0x00120, 0x00124, 0x00128, 0x0012C, 0x00130, 0x00134, 0x00138, 0x0013C, 0x00140, 0x00144  
Reset: 0x00  
Read/write  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0]  
These registers point to the memory buffer location for USB reads and  
writes to the endpoint.  
A[15:0]  
Address  
EndpointCount0  
Offset: 0x00122, 0x00126, 0x0012A, 0x0012E, 0x00132, 0x00136, 0x0013A, 0x0013E, 0x00142, 0x00146  
Reset: 0x00  
Read/write  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
C[15] C[14] C[13] C[12] C[11] C[10] C[9] C[8] C[7] C[6] C[5] C[4] C[3] C[2] C[1] C[0]  
These registers indicate the maximum packet size for the endpoint.  
C[15:0]  
Maximum packet size  
24  
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
Environmental  
Characteristics  
Tables 14 to 15 detail the required operating conditions for the device  
and the DC electrical characteristics.  
Table 14 Device Absolute Maximum Ratings  
Parameter  
Supply voltage  
Symbol  
Ratings  
–0.3 to +4.0  
Unit  
V
V
DD  
Input voltage  
V (normal)  
–0.3 to V +0.3  
V
V
IN  
DD  
V (5-V tolerant)  
–0.3 to +6.0  
IN  
Storage temperature  
Operating temperature  
TSTG  
–55 to +125  
0 to 70  
°C  
°C  
(1)  
Table 15 DC Characteristics & Conditions  
Symbol  
Parameter  
Condition  
Value  
Unit  
Min  
3.0  
2.0  
–
Typ  
3.3  
–
–
1.8  
Max  
3.6  
–
0.8  
2.3  
VDD  
VIH  
VIL  
Supply voltage  
V
V
V
V
Input high voltage  
Input low voltage  
Input high voltage  
(2)  
Schmitt  
Schmitt  
Schmitt  
–
V+  
(2)  
Input low voltage  
Hysteresis voltage  
0.5  
0.4  
0.9  
–
–
–
V
V
V-  
VH (2)  
IIH  
IIL  
VOH  
VOL  
IOZ  
Input high current  
Input low current  
Output high voltage  
Output low voltage  
3-state leakage current  
VIN = VDD  
VIN = Vss  
–10  
–10  
2.4  
–
–10  
–10  
–
–
–
–
–
–
–10  
–10  
–
0.4  
–10  
–10  
µA  
µA  
V
V
µA  
µA  
VOH=VSS  
VOL=VDD  
Note:  
1
2
V
DD @ 3.3 V ± 0.3 V  
For reset (nRESET is pin 66)  
Power  
Table 16 gives typical power consumption figures for the OXUSB954.  
Consumption  
Table 16 OXUSB954 Power Consumption  
(1)  
Suspend Mode  
Idle Mode  
Active Mode  
3.3 V  
250 µA  
22 mA  
35 mA  
Note:  
1
The active current depends on the baud rate and number of ports in use and could be higher or lower than  
the figure quoted.  
DS-0016 Oct 06  
External—Free Release  
25  
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
Timings  
The timings shown in Figures 2 to 4 show the behavior of the external  
SRAM in 8-bit and 16-bit width configurations, with one wait state  
selected.  
Figure 2 8-Bit External SRAM  
26  
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
Figure 3 2 × 8-Bit External SRAM  
DS-0016 Oct 06  
External—Free Release  
27  
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
Figure 4 16-Bit External SRAM  
28  
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
Pinout  
Figure 5 shows the chip layout for the OXUSB954.  
Figure 5 OXUSB954 Chip Layout  
76  
VDD  
SDA  
XA_7  
1
XA_6  
PU #1  
XA_5  
UART4_DCD  
UART4_DSR  
UART4_CTS  
UART4-DTR  
UART4_RTS  
UART4_RxD  
UART4_TxD  
UART3_RI  
nPWR_DWN  
GND  
XA_4  
XA_3  
XA_2  
XA_1  
GND  
nTST  
OXUSB954  
nRESET  
nXROMSEL  
nXWR  
nXRD  
UART1_TxD  
UART1_RxD  
UART1_RTS  
UART1_DTR  
UART1_CTS  
UART1_DSR  
UART1_DCD  
UART1_RI  
nTxD  
UART3_DCD  
UART3_DSR  
UART3_CTS  
UART3_DTR  
UART3_RTS  
UART3_RxD  
nXRAMSEL  
GND  
nXBHE  
XA_0  
GND  
VP  
XA_14  
VM  
VDD  
51  
26  
Table 17 gives the pinout details for the OXUSB954.  
Table 17 OXUSB954 Pinout (Sheet 1 of 4)  
Pin  
1
2
I/O  
Identifier  
Description  
VDD  
VDD  
(1)  
In/out  
Serial EEPROM serial data. Connect to  
SDA  
EEPROM/SDA  
(1)  
3
4
In  
In  
Pull up to USB +Pin for high speed  
Data carrier detect  
Data set ready  
PU#1  
(1)  
UART4_DCD  
(1)  
5
In  
UART4_DSR  
(1)  
6
In  
Clear to send  
UART4_CTS  
UART4_DTR  
(1)  
(1)  
7
Out  
Out  
In  
Data terminal ready  
Request to send  
Receive data  
8
UART4_RTS  
(1)  
9
UART4_Rxd  
(1)  
10  
Out  
Transmit data  
UART4_Txd  
DS-0016 Oct 06  
External—Free Release  
29  
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
Table 17 OXUSB954 Pinout (Sheet 2 of 4)  
Pin  
11  
I/O  
In  
Identifier  
Description  
(1)  
Ring indicate  
UART3_RI  
(1)  
12  
Out  
Active-low Power-down mode signal  
nPWR_DWN  
GND  
13  
14  
GND  
Transmit data  
(1)  
Out  
In  
UART1_Txd  
UART1_Rxd  
(1)  
(1)  
15  
16  
17  
18  
19  
20  
21  
Receive data  
Out  
Out  
In  
Request to send  
Data terminal ready  
Clear to send  
UART1_RTS  
UART1_DTR  
(1)  
(1)  
UART1_CTS  
(1)  
In  
Data Set Ready  
Data carrier detect  
Ring indicate  
UART1_DSR  
UART1_DCD  
(1)  
In  
(1)  
In  
UART1_RI  
22  
23  
24  
25  
26  
27  
Out  
nTXD  
GND  
VP  
VM  
VDD  
Debug UART TxD  
USB GND  
USB + Pin  
USB - Pin  
USB VDD  
In/out  
In/out  
(1)  
In  
Ring indicate  
UART4_RI  
(1)  
28  
Out  
Serial EEPROM clock. Connect to  
EEPROM/SCL  
SCL  
29  
30  
31  
32  
33  
34  
35  
36  
37  
GND  
GND  
In  
Out  
VCO_IN  
CP_OUT  
VDD  
PLLEN*  
nRXD*  
N/C  
PLL VCO in  
PLL VCO out  
VDD  
PLL enable  
Debug UART RxD  
No connection  
No connection  
Transmit data  
In  
In  
N/C  
(1)  
Out  
In  
UART2_Txd  
UART2_Rxd  
UART2_RTS  
(1)  
38  
39  
40  
41  
42  
43  
Receive data  
(1)  
(1)  
Out  
Out  
In  
Request to send  
Data terminal ready  
Clear to send  
UART2_DTR  
(1)  
UART2_CTS  
UART2_DSR  
(1)  
(1)  
In  
Data set ready  
Data carrier detect  
Ring indicate  
In  
UART2_DCD  
(1)  
44  
In  
UART2_RI  
(1)  
45  
Out  
Transmit data  
UART3_Txd  
30  
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
Table 17 OXUSB954 Pinout (Sheet 3 of 4)  
Pin  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
I/O  
Identifier  
Description  
GND  
CLK  
X2  
GND  
In  
Out  
Out  
12-MHz clock/crystal input  
12-MHz crystal output  
External address pin  
VDD  
XA_15  
VDD  
VDD  
VDD  
Out  
Out  
Out  
XA_14  
XA_0  
nXBHE  
GND  
External address pin  
External address pin  
External byte high enable (Active-low)  
GND  
External RAM CS (active-low)  
Receive data  
Out  
In  
nXRAMSEL  
(1)  
(1)  
UART3_Rxd  
58  
59  
60  
61  
62  
Out  
Out  
In  
Request to send  
Data terminal ready  
Clear to send  
UART3_RTS  
UART3_DTR  
(1)  
(1)  
UART3_CTS  
(1)  
In  
Data set ready  
UART3_DSR  
(1)  
In  
Data carrier detect  
UART3_DCD  
nXRD  
63  
64  
65  
66  
67  
Out  
Out  
Out  
In  
External memory read (active-low)  
External memory write (active-low)  
External ROM CS (active-low)  
Reset pin  
nXWR  
nXROMSEL  
nNRESET  
(1)  
In  
Test pin, disconnect for normal operation  
nNTST  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
GND  
GND  
Out  
Out  
Out  
Out  
Out  
Out  
Out  
Out  
Out  
Out  
Out  
Out  
Out  
XA_1  
XA_2  
XA_3  
XA_4  
XA_5  
XA_6  
XA_7  
XA_8  
XA_9  
XA_10  
XA_11  
XA_12  
XA_13  
GND  
External address pin  
External address pin  
External address pin  
External address pin  
External address pin  
External address pin  
External address pin  
External address pin  
External address pin  
External address pin  
External address pin  
External address pin  
External address pin  
GND  
(1)  
In/out  
External Data Pin  
XD_0  
DS-0016 Oct 06  
External—Free Release  
31  
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
Table 17 OXUSB954 Pinout (Sheet 4 of 4)  
Pin  
84  
I/O  
In/out  
Identifier  
Description  
External data pin  
(1)  
XD_1  
XD_2  
XD_3  
XD_4  
XD_5  
XD_6  
XD_7  
XD_8  
XD_9  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
(1)  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
In/out  
In/out  
In/out  
In/out  
In/out  
In/out  
In/out  
In/out  
In/out  
In/out  
In/out  
In/out  
External data pin  
External Data Pin  
External data pin  
External data pin  
External data pin  
External data pin  
External data pin  
External data pin  
External data pin  
External data pin  
External data pin  
External data pin  
XD_10  
(1)  
XD_11  
XD_12  
(1)  
(1)  
XD_13  
GND  
97  
98  
GND  
(1)  
(1)  
In/out  
In/out  
External data pin  
XD_14  
99  
External data pin  
XD_15  
VDD  
100  
VDD  
Note:  
1
5-V tolerant.  
32  
External—Free Release  
DS-0016 Oct 06  
Oxford Semiconductor, Inc.  
USB to Quad Serial Port Bridge Data Sheet  
Package  
Details  
The OXUSB954 is supplied as a 100-pin LQFP, as shown in Figure 6.  
Figure 6 OXUSB954 Package  
Ordering  
The order codes for the Oxford Semiconductor OXUSB954 are as follows:  
Information  
OXUSB954-LQ-A  
OXUSB954-LQAG  
The following conventions are used to identify Oxford Semiconductor  
products:  
OXUSB954 - LQ - A  
OXUSB954 - LQ  
A G  
RoHS compliant  
Revision  
Package Type: LQ 100 LQFP  
Part Number  
DS-0016 Oct 06  
External—Free Release  
33  
USB to Quad Serial Port Bridge Data Sheet  
Oxford Semiconductor, Inc.  
Contacting  
Oxford Semi-  
conductor  
Oxford Semiconductor contact details:  
Oxford Semiconductor, Inc.  
1768 McCandless Drive  
Milpitas, CA 95035  
USA  
Website:  
Email:  
http://www.oxsemi.com  
sales@oxsemi.com  
Alternatively, you can contact your local representative.  
Revision  
Table 18 documents the revisions of this manual.  
Information  
Table 18 Revision Information  
Revision  
December 2004  
Modification  
First publication  
July 2005  
Add operating temperature range; modify support level; add  
green order code  
November 2005  
October 2006  
Revision to USB compatibility; power consumption figures  
added  
Further clarification concerning EEPROM & external SRAM  
Windows is a trademark of Microsoft, Inc., registered in the US and other countries.  
All other trademarks are the property of their respective owners  
© Oxford Semiconductor, Inc. 2006  
The content of this manual is furnished for informational use only, is subject to change without notice, and should not be  
construed as a commitment by Oxford Semiconductor, Inc. Oxford Semiconductor, Inc. assumes no responsibility or liability for  
any errors or inaccuracies that may appear in this book.  
34  
External—Free Release  
DS-0016 Oct 06  
厂商 型号 描述 页数 下载

OXFORD

 		OXU121HP USB的On-the -进入全速主机和高速外设控制器[ USB On-The-Go Full-Speed Host and High-Speed Peripheral Controller ] 22 页

OXFORD

 		OXU121HP-LQBG USB的On-the -进入全速主机和高速外设控制器[ USB On-The-Go Full-Speed Host and High-Speed Peripheral Controller ] 22 页

OXFORD

 		OXU121HP-PBBG USB的On-the -进入全速主机和高速外设控制器[ USB On-The-Go Full-Speed Host and High-Speed Peripheral Controller ] 22 页

OXFORD

 		OXU140CM USB的On-the -全速主机，高速外设与多存储接口[ USB On-The-Go Full Speed Host, High Speed Peripheral with Multi-Storage Interface ] 20 页

OXFORD

 		OXU140CM-LQBG USB的On-the -全速主机，高速外设与多存储接口[ USB On-The-Go Full Speed Host, High Speed Peripheral with Multi-Storage Interface ] 20 页

OXFORD

 		OXU140CM-PBBG USB的On-the -全速主机，高速外设与多存储接口[ USB On-The-Go Full Speed Host, High Speed Peripheral with Multi-Storage Interface ] 20 页

PLX

 		OXU200-LQAG [ Micro Peripheral IC, ] 16 页

PLX

 		OXU200-TBAG [ Micro Peripheral IC, ] 16 页

OXFORD

 		OXU210HP USB2.0到四串口网桥[ USB2.0 to Quad Serial Port Bridge ] 2 页

PLX

 		OXU210HP 局部总线高速USB主机，外设/ OTG控制器[ Local bus to Hi-Speed USB Host, Peripheral/OTG controller ] 1 页

购物指南

支付方式

配送服务

售后服务

发票须知

优惠券使用规则

特色服务

PCBA制造

国产品牌推荐

国产料号替代

质量保证

技术资料

行业资讯

关于我们

关于壹壹捌

联系我们

联系我们

服务热线：400-618-9990

企业邮箱：sales@ic118.com

服务时间：周一至周六 8:30-17:30

壹壹捌官方微信号

PDF索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

IC型号索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

Copyright 2024 gkzhan.com Al Rights Reserved 京ICP备06008810号-21 京

深圳网络警察报警平台
公共信息安全网络监察
经营性网站备案信息
不良信息举报中心
工商网监电子标识
全国公安机关备案
0.219944s