5V19EE901PGGI8,PDF,5V19EE901PGGI8 PDF资料,Datasheet,下载5V19EE901PGGI8技术资料

DATASHEET

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

IDT5V19EE901

Description

Features:

The IDT5V19EE901 is a programmable clock generator

intended for high performance data-communications,

telecommunications, consumer, and networking

applications. There are four internal PLLs, each individually

programmable, allowing for four unique non-integer-related

frequencies. The frequencies are generated from a single

reference clock. The reference clock can come from one of

the two redundant clock inputs. A glitchless automatic or

manual switchover function allows any one of the redundant

clocks to be selected during normal operation.

• Four internal PLLs

• Internal non-volatile EEPROM

2

• Fast (400kHz) mode I C serial interface

• Input frequency range: 1 MHz to 200 MHz

• Output frequency range: 4.9 kHz to 500 MHz

• Reference crystal input with programmable linear load

capacitance

– Crystal frequency range: 8 MHz to 50 MHz

(maximum crystal range is best effort)

The IDT5V19EE901 is in-system, programmable and can

2

be programmed through the use of I C interface. An

• Integrated VCXO

internal EEPROM allows the user to save and restore the

configuration of the device without having to reprogram it on

power-up.

• Each PLL has a 7-bit reference divider and a 12-bit

feedback-divider

• 8-bit output-divider blocks

Each of the four PLLs has an 7-bit reference divider and a

12-bit feedback divider. This allows the user to generate

four unique non-integer-related frequencies. The PLL loop

bandwidth is programmable to allow the user to tailor the

PLL response to the application. For instance, the user can

tune the PLL parameters to minimize jitter generation or to

maximize jitter attenuation. Spread spectrum generation

and/or fractional divides are allowed on two of the PLLs.

• Fractional division capability on one PLL

• Two of the PLLs support spread spectrum generation

capability

• I/O Standards:

– Outputs - 3.3 V LVTTL/ LVCMOS

– Outputs - LVPECL, LVDS and HCSL

– Inputs - 3.3 V LVTTL/ LVCMOS

• Programmable slew rate control

• Programmable loop bandwidth

• Programmable output inversion to reduce bimodal jitter

There are a total of six 8-bit output dividers. Each output

bank can be configured to support LVTTL, LVPECL, LVDS

or HCSL logic levels. Out0 (Output 0) supports 3.3V single

ended output only. The outputs are connected to the PLLs

via a switch matrix. The switch matrix allows the user to

route the PLL outputs to any output bank. This feature can

be used to simplify and optimize the board layout. In

addition, each output's slew rate and enable/disable

function is programmable.

• Redundant clock inputs with glitchless auto and manual

switchover options

• Individual output enable/disable

• Power-down mode

• 3.3V core V

DD

• Available in TSSOP and VFQFPN packages

• -40 to +85 C Industrial Temp operation

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

1

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Functional Block Diagram

S

R

C

0

OUT0

XIN/REF

XOUT

S

R

C

1

S1

PLL0 (SS)

/DIV1

/DIV2

/DIV4

/DIV3

/DIV6

/DIV5

OUT1

VCXO

controlled

Logic

VIN

S

R

C

2

CLKIN

PLL1

PLL2

OUT2

CLKSEL

S

R

C

4

OUT4

S

R

C

3

S3

PLL3 (SS)

OUT3

S

R

C

6

OUT6

SD/OE

SDA

SCL

Control

Logic

S

R

C

5

OUT5

SEL[2:0]

1. OUT1 & OUT2, OUT4 & OUT4, OUT3 & OUT6, and OUT5 & OUT5 pairs can be

configured to be LVDS, LVPECL or HCSL, or two single-ended LVTTL outputs.

2. CLKIN, CLKSEL, SD/OE and SEL[2:0] have pull down resistors.

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

2

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

PIN CONFIGURATION

1

28

27

26

25

24

23

22

21

20

19

18

17

16

15

SEL0

SEL1

SEL2

VDD

SD/OE

OUT0

VDD

2

3

VIN

4

VIN

XOUT

XIN/REF

VDDX

CLKIN

GND

1

2

3

4

5

6

7

8

24

23

22

21

20

19

18

17

OUT3

OUT6

GND

XOUT

XIN/REF

VDDX

CLKIN

GND

5

OUT3

OUT6

GND

6

7

AVDD

CLKSEL

SCLK

SDAT

GND

8

AVDD

CLKSEL

SCLK

SDAT

OUT5b

OUT5

GND

9

OUT1

OUT2

VDD

10

11

12

13

14

OUT1

OUT2

OUT4

OUT4b

28 pin TSSOP

(Top View)

32 pin VFQFPN

(Top View)

Pin Descriptions

Pin Name

PG28 NL32

Pin# Pin#

I/O

Pin Type

Pin Description

VIN

4

1

I

LVTTL

VCXO analog control voltage input. Pulls output

100ppm by varying from 0V to 3.3V.

CLKIN

XOUT

8

5

6

5

2

3

I

O

I

LVTTL

Input clock. Weak internal pull down resistor.

CRYSTAL_OUT -- Reference crystal feedback.

XIN/REF

CRYSTAL_IN -- Reference crystal input or external

reference clock input.

SDAT

SCLK

18

19

20

26

18

19

20

26

I/O

LVTTL

Bidirectional I²C data.

I²C clock.

I

CLKSEL

SEL2

Input clock selector. Weak internal pull down resistor.

Configuration select pin. Weak internal pull down

resistor.

SEL1

SEL0

27

28

1

27

28

29

I

LVTTL

Configuration select pin. Weak internal pull down

resistor.

Configuration select pin. Weak internal pull down

resistor.

SD/OE

Enables/disables the outputs or powers down the chip.

The SP bit (0x02) controls the polarity of the signal to be

either active HIGH or LOW. (Default is active HIGH.)

Weak internal pull down resistor.

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

3

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Pin Name

PG28 NL32

Pin# Pin#

I/O

Pin Type

Pin Description

OUT0

OUT1

2

30

7

O

LVTTL

Adjustable¹

Configurable clock output 0.

10

Configurable clock output 1. Single-ended or differential

when combined with OUT2.

OUT2

OUT3

OUT4

OUT4b

OUT5

OUT5b

OUT6

VDD

11

24

13

14

16

17

23

25

8

O

Adjustable¹

Adjustable^1,2

Adjustable¹

Power

Configurable clock output 2. Single-ended or differential

when combined with OUT1.

24

10

11

14

15

23

Configurable clock output 3. Single-ended or differential

when combined with OUT6.

Configurable clock output 4. Single-ended or differential

when combined with OUT4b.

Configurable clock output 4b. Single-ended or differential

when combined with OUT4.

Configurable clock output 5. Single-ended or differential

when combined with OUT5b.

Configurable clock output 5b. Single-ended or differential

when combined with OUT5.

Configurable clock output 6. Single-ended or differential

when combined with OUT3.

9, 12,

16, 25,

32

Device power supply. Connect to 3.3V.

7

4

Power

Crystal oscillator power supply. Connect to 3.3V. Use

filtered analog power supply if available.

VDDx

AVDD

GND

21

Device analog power supply. Connect to 3.3V. Use

filtered analog power supply if available.

9, 15,

22

6, 13,

17, 22,

31,PAD

Connect to Ground.

1.Outputs are user programmable to drive single-ended 3.3-V LVTTL, or differential LVDS, LVPECL or HCSL interface levels

2. When only an individual single-ended clock output is required, tie OUT# and OUT#b together.

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

4

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

PLL Features and Descriptions

7-bit

D

VCO

4-bit

A

12-bit

N

Sigma-Delta

Modulator

PLL0 Block Diagram

7-bit

D

VCO

12-bit

N

PLL1, PLL2 and PLL3 Block Diagram

Pre-Divider

Multiplier

Programmable

Spread Spectrum

(D)¹Values (M)²Values Loop Bandwidth Generation Capability

PLL0

PLL1

PLL2

PLL3

1 - 127

3 - 127

10 - 8206

1 - 4095

12 - 4095

Yes

No

Yes

1.For PLL0, PLL1 and PLL2, D=0 means PLL power down. For PLL3, 0, 1, and 2 are DNU (do not use)

2.For PLL0, M = 2*N + A + 1 (for A > 0); M = 2*N (for A = 0); A < N-1. For PLL1, PLL2 and PLL3, M=N.

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

5

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

internal load capacitance is set.

XTAL load cap = 3.5 pF + XTAL[4:0] * 0.125 pF (Eq. 1)

Reference Clock Input Pins and

Selection

The IDT5V19EE901 supports up to two clock inputs. One of

the clock inputs (XIN/ REF) can be driven by either an

external crystal or a reference clock. The second clock input

(CLKIN) can only be driven from an external reference

clock. The CLKSEL pin selects the input clock from either

XTAL/REF or CLKIN.

Parameter

Bits

Step (pF)

Min (pF)

Max (pF)

XTAL

8

0.125

0

4

When using an external reference clock instead of a crystal

on the XTAL/REF pin, the input load capacitors may be

completely bypassed. This allows for the input frequency to

be up to 200 MHz. When using an external reference clock,

the XOUT pin must be left floating, XTAL must be

programmed to the default value of “00h”, and the crystal

drive strength bit, XDRV (0x06), must be set to the default

value of “11h”.

Either clock input can be set as the primary clock. The

primary clock designation is to establish which is the main

reference clock to the PLLs. The non-primary clock is

designated as the secondary clock in case the primary clock

goes absent and a backup is needed. The PRIMSRC bit

(0xBE through 0xC3) determines which clock input will be

selected as primary clock. When PRIMSRC bit is "0",

XIN/REF is selected as the primary clock, and when "1",

CLKIN as the primary clock.

Switchover Modes

The IDT5V19EE901 features redundant clock inputs which

supports both Automatic and Manual switchover mode.

These two modes are determined by the configuration bits,

SM (0xBE through 0xC3). The primary clock source can be

programmed, via the PRIMSRC bit, to be either XIN/REF or

CLKIN. The other clock input will be considered as the

secondary source. Note that the switchover modes are

asynchronous. If the reference clocks are directly routed to

OUTx with no phase relationship, short pulses can be

generated during switchover. The automatic switchover

mode will work only when the primary clock source is

XIN/REF. Switchover modes are not supported for crystal

input configurations.

The two external reference clocks can be manually selected

using the CLKSEL pin. The SM bits (0xBE through 0xC3)

must be set to "0x" for manual switchover which is detailed

in SWITCHOVER MODES section.

Crystal Input (XIN/REF)

The crystal used should be a fundamental mode quartz

crystal; overtone crystals should not be used.

When the XIN/REF pin is driven by a crystal, it is important

to set the internal inverter oscillator drive strength and

tuning/load capacitor values correctly to achieve the best

clock performance. These values are programmable

Manual Switchover Mode

2

When SM[1:0] is "0x", the redundant inputs are in manual

switchover mode. In this mode, CLKSEL pin is used to

switch between the primary and secondary clock sources.

As previously mentioned, the primary and secondary clock

source setting is determined by the PRIMSRC bit. During

the switchover, no glitches will occur at the output of the

device, although there may be frequency and phase drift,

depending on the exact phase and frequency relationship

between the primary and secondary clocks.

through I C interface to allow for maximum compatibility

with crystals from various manufacturers, processes,

performances, and qualities. The internal load capacitors

are true parallel-plate capacitors for ultra-linear

performance. Parallel-plate capacitors were chosen to

reduce the frequency shift that occurs when non-linear load

capacitance interacts with load, bias, supply, and

temperature changes. External non-linear crystal load

capacitors should not be used for applications that are

sensitive to absolute frequency requirements. The value of

the internal load capacitors are determined by XTAL[4:0]

bits. The load capacitance can be set with a resolution of

0.125 pF for a total crystal load ranging from 3.5 pF to 7.5

pF. Check with the crystal vendor's load capacitance

specification for the exact setting to tune the internal load

capacitor. The following equation governs how the total

Automatic Switchover Mode

The redundant inputs are in automatic switchover mode.

Automatic switchover mode has revertive functionality. The

input clock selection will switch to the secondary clock

source when there are no transitions on the primary clock

source for two secondary clock cycles. If both reference

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

6

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

clocks are at different frequencies, the device will always

remain on the primary clock unless it is absent for two

secondary clock cycles. The secondary clock must always

run at a frequency less than or equal to the primary clock

frequency.

Q[6:0]

PM

0

Output Divider

111 1111

Disabled

1

/1

Reference Divider, Feedback Divider, and

Output Divider

<111 1111

0

/2

1

/((Q[6:0] + 2) * 2)

Each PLL incorporates a 7-bit reference divider (D[6:0]) and

a 12-bit feedback divider (N[11:0]) that allows the user to

generate four unique non-integer-related frequencies. Each

output divide supports 8-bit output-divider (PM and Q[7:0]).

The following equation governs how the output frequency is

calculated.

Note that the actual 7-bit Q-divider value has a 2 added to

the integer value Q and the outputs are routed through

another div/2 block. The output divider should never be

disabled unless the output bank will never be used during

normal operation. The output frequency range for LVTTL

outputs are from 4.9KHz to 200MHz. The output frequency

for LVPECL/LVDS/HCSL outputs range from 4.9KHz to

500MHz.

M

F *

=

F_OUT

( _D)

IN

(Eq. 1)

ODIV

Spread Spectrum Generation (PLL0)

Where FIN is the reference frequency, M is the total

feedback-divider value, D is the reference divider value,

ODIV is the total output-divider value, and FOUT is the

resulting output frequency.

PLL0 supports spread spectrum generation capability,

which users have the option of turning on or off. Spread

spectrum profile, frequency, and spread amplitude are fully

programmable. The programmable spread spectrum

generation parameters are TSSC[3:0], NSSC[2:0],

SS_OFFSET[5:0], SD[3:0], DITH, and X2 bits. These bits

are in the memory address from 0xAC to 0xBD for PLL0.

The spread spectrum generation on PLL0 can be

enabled/disabled using the TSSC[3:0] bits. To enable

spread spectrum, set TSSC > '0' and set NSSC[2:0],

SS_OFFSET[5:0], SD[3:0], and the A[3:0] (in the total M

value) accordingly. To disable spread spectrum generation,

set TSSC = '0'.

For PLL0,

M = 2 * N + A + 1 (for A>0)

M = 2 * N (for A = 0)

For PLL1, PLL2 and PLL3,

M = N

TSSC[3:0]

PM and Q[6:0] are the bits used to program the 8-bit

output-dividers for outputs OUT1-6. OUT0 does not have

any output divide along its path. The 8-bit output-dividers

will bypass or divide down the output banks' frequency with

even integer values ranging from 2 to 256.

These bits are used to determine the number of

phase/frequency detector cycles per spread spectrum cycle

(ssc) steps. The modulation frequency can be calculated

with the TSSC bits in conjunction with the NSSC bits. Valid

TSSC integer values for the modulation frequency range

from 5 to 14. Values of 0 - 4 and 15 should not be used.

There is the option to choose between disabling the

output-divider, utilizing a div/1, a div/2, or the 7-bit Q-divider

by using the PM bit. If the output is disabled, it will be driven

High, Low or High Impedance, depending on OEM[1:0].

Each bank, except for OUT0, has a PM bit. When disabled,

no clocks will appear at the output of the divider, but will

remain powered on. The output divides selection table is

shown below.

NSSC[2:0]

These bits are used to determine the number of

delta-encoded samples used for a single quadrant of the

spread spectrum waveform. All four quadrants of the spread

spectrum waveform are mirror images of each other. The

modulation frequency is also calculated based on the NSSC

bits in conjunction with the TSSC bits. Valid NSSC integer

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

7

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

values range from 1 to 6. Values of 0 and 7 should not be

used.

SD^Kis the delta-encoded sample out of a possible 12.

Amplitude = ((2*N[11:0] + A[3:0] + 1) * Spread% / 100) /2

(Eq. 5)

SS_OFFSET[5:0]

These bits are used to program the fractional offset with

respect to the nominal M integer value. For center spread,

the SS_OFFSET is set to '0' so that the spread spectrum

waveform is centered about the nominal M (Mnom) value.

For down spread, the SS_OFFSET > '0' such the spread

spectrum waveform is centered about the (Mideal -1

+SS_Offset) value. The downspread percentage can be

thought of in terms of center spread. For example, a

downspread of -1% can also be considered as a center

spread of 0.5% but with Mnom shifted down by one and

offset. The SS_OFFSET has integer values ranging from 0

to 63.

if 1 < Amplitude < 2, then set X2 bit to '1'.

Modulation frequency:

FPFD = FIN / D (Eq. 6)

F^VCO= FPFD * MNOM (Eq. 7)

F^SSC= FPFD / (4 * Nssc * Tssc) (Eq. 8)

Spread:

Σ∆ = SD0 + SD1 + SD2 + …+ SD11

SD[3:0]

the number of samples used depends on the NSSC value

Σ∆< 63 - SS_OFFSET

These bits are used to shape the profile of the spread

spectrum waveform. These are delta-encoded samples of

the waveform. There are two sets of SD samples. The

NSSC bits determine how many of these samples are

repeated for the waveform. The sum of these delta-encoded

samples (sigma delta- encoded samples) determine the

amount of spread and should not exceed (63 -

Spread% = (Σ∆ * 100)/(64 * (2*N[11:0] + A[3:0] + 1) (Eq. 9)

Max Spread% / 100 = 1 / M^NOMor 2 / MNOM (X2=1)

SS_OFFSET). The maximum spread is inversely

proportional to the nominal M integer value.

DITH

This bit is used for dithering the sigma-delta-encoded

samples. This will randomize the least-significant bit of the

input to the spread spectrum modulator. Set the bit to '1' to

enable dithering.

X2

This bit will double the total value of the

sigma-delta-encoded-samples which will increase the

amplitude of the spread spectrum waveform by a factor of

two. When X2 is '0', the amplitude remains nominal but if set

to '1', the amplitude is increased by x2. The following

equations govern how the spread spectrum is set:

T^SSC= TSSC[3:0] + 2 (Eq. 2)

N^SSC= NSSC[2:0] * 2 (Eq. 3)

SD[3:0]^K= SJ+1(unencoded) - SJ(unencoded) (Eq. 4)

where S^Jis the unencoded sample out of a possible 12 and

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

8

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

to enhance the profile of the spread spectrum waveform.

Tssc = 14 + 2 = 16

Profile:

Waveform starts with SS_OFFSET, SS_OFFSET + SDJ,

SS_OFFSET + SD^J+1, etc.

Nssc = 6 * 2 = 12

Spread Spectrum Using Sinusoidal Profile

Nssc * Tssc = 192

Use Eq.10 to determine the value of the

sigma-delta-encoded samples.

2% = (Σ∆ * 100)/(64 * 48)

Σ∆ = 61.4

Either round up or down to the nearest integer value.

Therefore, we end up with 61 or 62 for sigma-delta-encoded

samples. Since the sigma-delta-encoded samples must not

exceed 63 with SS_OFFSET set to '0', 61 or 62 is well within

the limits. It is the discretion of the user to define the shape

of the profile that is better suited for the intended application.

Using Eq. 9 again, the actual spread for the

sigma-delta-encoded samples of 56 and 57 are 1.99% and

2.02%, respectively.

Use Eq.10 to determine if the X2 bit needs to be set;

Amplitude = 48 * (1.99 or 2.02) / 100/2 = 0.48 < 1

Example

FIN = 25MHz, FOUT = 100MHz, Fssc = 33KHz with center

spread of 2%. Find the necessary spread spectrum

register settings.

Therefore, the X2 = '0 '. The dither bit is left to the discretion

of the user.

The example above was of a center spread using spread

spectrum. For down spread, the nominal M value can be set

one integer value lower to 47.

Since the spread is center, the SS_OFFSET can be set to

'0'. Solve for the nominal M value; keep in mind that the

nominal M should be chosen to maximize

Note that the IDT5V19EE901 should not be programmed

with TSSC > '0', SS_OFFSET = '0', and SD = '0' in order to

prevent an unstable state in the modulator.

the VCO. Start with D = 1, using Eq.6 and Eq.7.

M^NOM= 1200MHz / 25MHz = 48

The PLL loop bandwidth must be at least 10x the

modulation frequency along with higher damping (larger

ωuz) to prevent the spread spectrum from being filtered and

reduce extraneous noise. Refer to the LOOP FILTER

section for more detail on ωuz. The A[3:0] must be used for

spread spectrum, even if the total multiplier value is an even

integer.

Using Eq.4, we arbitrarily choose N = 22, A = 3. Now that we

have the nominal M value, we can determine TSSC and

NSSC by using Eq.8.

Nssc * Tssc = 25MHz / (33KHz * 4) = 190

However, using Eq. 2 and Eq.3, we find that the closest

value is when TSSC = 14 and NSSC = 6. Keep in mind to

maximize the number of samples used

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

9

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Zero capacitor (Cz) = 196 pF + CZ* 217 pF

Spread Spectrum Generation (PLL3)

PLL3 support spread spectrum generation capability, which

users have the option of turning on and off. Spread

spectrum profile, frequency, and spread are fully

programmable (within limits). The technique is different from

that used in PLL0. The programmable spread spectrum

generation parameters are SS_D3[7:0], SSVCO[15:0],

SSENB, IP3[4:0] and RZ3[3:0] bits. These bits are in the

memory address range of 0x4C to 0x85 for PLL3. The

spread spectrum generation on PLL3 can be

Pole capacitor (Cp) = 15 pF

Charge pump (Ip) = 6 * (IP[0] + 2*IP[1]+4*IP[2]) uA

VCO gain (K^VCO) = 900 MHz/V * 2π

The following equations govern how the loop filter is set for

PLL3:

enabled/disabled using the SSENB bit. To enable spread

spectrum, set SSENB = '1'.

For Non-Spread Spectrum Operation:

(12.5 + 12.5*(RZ[1] + 2*RZ[2] + 4*RZ[3]))

Resistor(Rz)=

kOhms (Eq. 12)

kOhms (Eq. 13)

* RZ[0] +6*(1–RZ[0])

For Spread Enabled:

Spread spectrum is configured using SS_D3(spread

spectrum reference divide)

For Spread Spectrum Operation:

(62.5 + 12.5*(RZ[1] + 2*RZ[2] + 4*RZ[3]))

F

IN

(Eq. 10)

=

SS_D3

Resistor(Rz)=

4 * F

* RZ[0] +6*(1–RZ[0])

MOD

and SSVCO (spread spectrum loop feedback counter).

Zero capacitor (Cz) = 250 pF

Pole capacitor (Cp) = 15 pF

F

VCO

( 1 + SS/400) + 5]

(Eq. 11)

SSVCO [0.5 *

*

=

F

MOD

For Non-Spread Spectrum Operation:

SS is the total Spread Spectrum amount (I.e. center spread

+0.5% has a total spread of 1.0% and down spread -0.5%

has a total spread of 0.5%.)

24* (1+(2* IP[0]) +(4* IP[1]) +(8* IP[2]))

Charge

A (Eq. 14)

=

pump (Ip)

3+(5* IP[3]) +(11* IP[4])

Loop Filter

For Spread Spectrum Operation:

The loop filter for each PLL can be programmed to optimize

the jitter performance. The low-pass frequency response of

the PLL is the mechanism that dictates the jitter transfer

characteristics. The loop bandwidth can be extracted from

the jitter transfer. A narrow loop bandwidth is good for jitter

attenuation while a wide loop bandwidth is best for low-jitter

frequency generation. The specific loop filter components

that can be programmed are the resistor via the RZ[3:0] bits,

zero capacitor via the CZ bit (for PLL0, PLL1 and PLL2), and

the charge pump current via the IP[2:0] bits (for PLL0, PLL1

and PLL2) or IP[3:0] (for PLL3).

12* (1+(2* IP[0]) +(4* IP[1]) +(8* IP[2]))

Charge

pump (Ip)

=

27+(5* IP[3]) +(11* IP[4])

VCO gain (K^VCO) = 900 MHz/V * 2π

The following equations govern how the loop filter is set for

PLL0 - PLL2:

Resistor (Rz) = (RZ[0] + 2* RZ[1]+4* RZ[2] + 8* RZ[3])* 4.0

kOhm

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

10

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

PLL Loop Bandwidth:

Charge pump gain (Kφ⎞) = Ip / 2π

VCO gain (K^VCO) = 900 MHz/V * 2π

M = Total multiplier value (See the Reference Divider,

Feedback Divider and Output Divider section for more

detail)

ωc = (Rz * Kφ * K^VCO* Cz)/(M * (Cz + Cp))

Fc = ωc / 2π

Note, the phase/frequency detector frequency (F^PFD) is

typically seven times the PLL closed-loop bandwidth (Fc)

but too high of a ratio will reduce the phase margin thus

compromising loop stability.

To determine if the loop is stable, the phase margin (φm)

needs to be calculated as follows.

Phase Margin:

ωz = 1 / (Rz * Cz)

ωp = (Cz + Cp)/(Rz * Cz * Cp)

φm = (360 / 2π) * [tan^-1(ωc/ ωz) - tan-1(ωc/ ωp)]

To ensure stability in the loop, the phase margin is

recommended to be > 60° but too high will result in the lock

time being excessively long. Certain loop filter parameters

would need to be compromised to not only meet a required

loop bandwidth but to also maintain loop stability.

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

11

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

SEL[2:0] Function

2

The IDT5V19EE901 can support up to six unique

configurations. Users may pre-programmed all these

configurations, and select the configurations using SEL[2:0]

pins. Alternatively, users may use I C interface to configure

these registers on-the-fly.

SEL2

SEL1

SEL0

Configuration Selections

0

1

0

1

0

1

0

1

0

1

0

1

0

1

Select CONFIG0

Select CONFIG1

Select CONFIG2

Select CONFIG3

Select CONFIG4

Select CONFIG5

Reserved (Do not use)

I²C Programming

The IDT5V19EE901 is programmed through an I C-Bus

SD/OE Pin Function

2

The polarity of the SD/OE signal pin can be programmed to

be either active HIGH or LOW with the SP bit (0x02). When

SP is “0” (default), the pin becomes active HIGH and when

SP is “1”, the pin becomes active LOW. The SD/OE pin can

be configured as either to shutdown the PLLs or to

enable/disable the outputs.

2

serial interface, and is an I C slave device. The read and

write transfer formats are supported. The first byte of data

after a write frame to the correct slave address is interpreted

as the register address; this address auto-increments after

each byte written or read.

The frame formats are shown in the following illustration.

SP

O E M ode¹

SD/O E

SD M ode²

SH

1 Assert to disable the outputs whose OE bits are set

2 Assert to shut down power, on the outputs and 3-level pins

Framing

Configuration OUTx IO Standard

Users can configure the individual output IO standard from

a single 3.3V power supply. Each output can support 3.3V

LVTTL. Each output pair can support LVDS, LVPECL or

HCSL. OUT0 can only be 3.3V single-ended output.

Programming the Device

2

I C may be used to program the IDT5V19EE901.

– Device (slave) address = 7'b1101010

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

12

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Each frame starts with a “Start Condition” and ends with an

“End Condition”. These are both generated by the Master

device.

MSB

1

LSB

1

0

1

0

1

0

R/W

7-bit slave address

R/W

0 – Slave will be written by master

1 – Slave will be read by master

ACK from Slave

The first byte transmitted by the Master is the Slave Address followed by the R/W bit.

The Slave acknowledges by sending a “1” bit.

2

First Byte Transmitted on I C Bus

External I²C Interface Condition

KEY:

From Master to Slave

From Master to Slave, but can be omitted if followed by the correct sequence

Normally, data transfer is terminated by a STOP condition generated by the Master. However, if the Master still wishes to communicate on the bus, it can

generate a separate START condition, and address another Slave address without first generating a STOP condition.

From Slave to Master

SYMBOLS:

ACK - Acknowledge (SDAT LOW)

NACK – Not Acknowledge (SDAT HIGH)

SR – Repeated Start Condition

S – START Condition

P – STOP Condition

Progwrite

S

Address

7-bits

R/W

ACK Command Code ACK

1-bit 8-bits: xxxx xx00 1-bit

Register

ACK

Data ACK

P

0

8-bits

1-bit

8-bits 1-bit

Progwrite Command Frame

Writes can continue as long as a Stop condition is not sent and each byte will increment the register address.

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

13

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Progread

Note: If the expected read command is not from the next higher register to the previous read or write command, then set a

known “read” register address prior to a read operation by issuing the following command:

S

Address

R/W

ACK Command Code ACK

1-bit 8-bits: xxxx xx00 1-bit

Register

ACK

P

7-bits

0

8-bits

1-bit

Prior to Progread Command Set Register Address

The user can ignore the STOP condition above and use a repeated START condition instead, straight after the slave

acknowledgement bit (i.e., followed by the Progread command):

S

Address R/W ACK ID Byte ACK Data_1 ACK Data_2 ACK Data_last NACK

P

7-bits

1

1-bit

8-bits

1-bit

8-bits

1-bit

8-bits

1-bit

8-bits

1-bit

Progread Command Frame

Progsave

S

Address

7-bits

R/W

ACK Command Code ACK

1-bit 8-bits: xxxx xx01 1-bit

P

0

Note:

PROGWRITE is for writing to the IDT5V19EE901 registers.

PROGREAD is for reading the IDT5V19EE901 registers.

PROGSAVE is for saving all the contents of the IDT5V19EE901 registers to the EEPROM.

PROGRESTORE is for loading the entire EEPROM contents to the IDT5V19EE901 registers.

Progrestore

S

Address

R/W

ACK Command Code ACK

1-bit 8-bits: xxxx xx10 1-bit

P

7-bits

0

EEPROM Interface

The IDT5V19EE901 can also store its configuration in an internal EEPROM. The contents of the device's internal

programming registers can be saved to the EEPROM by issuing a save instruction (ProgSave) and can be loaded back to

the internal programming registers by issuing a restore instruction (ProgRestore).

2

To initiate a save or restore using I C, only two bytes are transferred. The Device Address is issued with the read/write bit

set to “0”, followed by the appropriate command code. The save or restore instruction executes after the STOP condition is

issued by the Master, during which time the IDT5V19EE901 will not generate Acknowledge bits. The IDT5V19EE901 will

2

acknowledge the instructions after it has completed execution of them. During that time, the I C bus should be interpreted

as busy by all other users of the bus.

On power-up of the IDT5V19EE901, an automatic restore is performed to load the EEPROM contents into the internal

programming registers. The IDT5V19EE901 will be ready to accept a programming instruction once it acknowledges its 7-bit

2

I C address.

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

14

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

I²C Bus DC Characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

V

Input HIGH Level

0.7xV

DD

IH

V

Input LOW Level

0.3xV

V

IL

DD

V

Hysteresis of Inputs

Input Leakage Current

Output LOW Voltage

0.05xV

V

HYS

DD

I

1.0

0.4

µA

V

IN

V

I

= 3 mA

OL

I²C Bus AC Characteristics for Standard Mode

Symbol

Parameter

Serial Clock Frequency (SCL)

Bus free time between STOP and START

Setup Time, START

Min

0

Typ

Max

Unit

F

100

kHz

µs

ns

µs

pF

ns

µs

SCLK

t

4.7

4

BUF

t

SU:START

HD:START

t

Hold Time, START

t

Setup Time, data input (SDA)

250

0

SU:DATA

1

t

Hold Time, data input (SDA)

HD:DATA

t

Output data valid from clock

Capacitive Load for Each Bus Line

Rise Time, data and clock (SDAT, SCLK)

Fall Time, data and clock (SDAT, SCLK)

HIGH Time, clock (SCLK)

3.45

400

OVD

C

B

t

1000

300

R

t

F

t

4

4.7

4

HIGH

t

LOW Time, clock (SCLK)

LOW

t

Setup Time, STOP

SU:STOP

Note 1: A device must internally provide a hold time of at least 300 ns for the SDAT signal (referred to the V (MIN)

IH

of the SCLK signal) to bridge the undefined region of the falling edge of SCLK.

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

15

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

I²C Bus AC Characteristics for Fast Mode

Symbol

Parameter

Serial Clock Frequency (SCL)

Bus free time between STOP and START

Setup Time, START

Min

0

Typ

Max

Unit

kHz

µs

F

400

SCLK

t

1.3

0.6

100

0

BUF

t

µs

SU:START

HD:START

t

Hold Time, START

µs

t

Setup Time, data input (SDA)

ns

SU:DATA

HD:DATA

1

t

Hold Time, data input (SDA)

µs

t

Output data valid from clock

Capacitive Load for Each Bus Line

Rise Time, data and clock (SDA, SCL)

Fall Time, data and clock (SDA, SCL)

HIGH Time, clock (SCL)

0.9

400

300

µs

OVD

C

pF

ns

B

t

20 + 0.1xC

0.6

R

B

t

ns

F

B

t

µs

HIGH

t

LOW Time, clock (SCL)

1.3

µs

LOW

t

Setup Time, STOP

0.6

µs

SU:STOP

Note 1: A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V (MIN)

IH

of the SCL signal) to bridge the undefined region of the falling edge of SCL.

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

16

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the IDT5V19EE901. These ratings, which are

standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any

other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute

maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only

over the recommended operating temperature range.

Symbol

Description

Min

-0.5

Max

+4.6

Unit

V

Internal Power Supply Voltage

DD

1

V

Input Voltage

V

I

1

V

Output Voltage (not to exceed 4.6 V)

Junction Temperature

V

+0.5

DD

V

O

T

150

°C

J

T

Storage Temperature

-65

150

STG

1.Input negative and output voltage ratings may be exceeded if the input and output current ratings are observed.

Recommended Operation Conditions

Symbol

Parameter

Min

Typ

Max

Unit

V

Power supply voltage for V pins supporting core and

outputs

3.135

3.3

3.465

V

DD

V

Power supply voltage for crystal oscillator. Use filtered

analog power supply if available.

3.135

-40

3.3

3.465

DDX

AV

Analog power supply voltage. Use filtered analog

power supply if available.

DD

A

T

Operating temperature, ambient

Maximum load capacitance (3.3V LVTTL only)

External reference crystal

+85

15

°C

pF

C

LOAD_OUT

F

8

1

50

MHz

IN

External reference clock CLKIN

200

5

t

Power up time for all V s to reach minimum specified

0.05

ms

PU

DD

voltage (power ramps must be monotonic)

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

17

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Capacitance (T = +25 °C, f = 1 MHz, VIN = 0V)

A

IN

Symbol

Parameter

Min

Typ

Max

Unit

C

Input Capacitance (VIN, CLKIN, CLKSEL,

SD/OE, SDA, SCL, SEL[2:0])

3

7

pF

IN

Pull-down

Resistor

CLKIN, CLKSEL, SD/OE, SEL[2:0]

180

kΩ

Crystal Specifications

XTAL_FREQ Crystal frequency

8

50

MHz

pF

V

XTAL_MIN

XTAL_MAX

Minimum crystal load capacitance

3.5

Maximum crystal load capacitance

35.5

3.2

XTAL_V

Voltage swing (peak-to-peak, nominal)

1.5

2.3

PP

DC Electrical Characteristics for 3.3-V LVTTL ¹

Symbol

Parameter

Output HIGH Voltage

Output LOW Voltage

Input HIGH Voltage

Input LOW Voltage

Test Conditions

Min

Typ

Max

Unit

V

2.4

V

DD

OH

V

0.4

V

OL

V

2

V

IH

V

0.8

10

V

IL

I

Output Leakage Current 3-state outputs. V = V or GND,

µA

OZDD

O

DD

V

= 3.6V

DD

VIN

VCXO Control Voltage

0

3.3

V

Note 1: See “Recommended Operating Conditions” table.

Power Supply Characteristics for PLLs and LVTTL Outputs

Total Supply Current Vs PLL Frequency

Supply current Vs Output Frequency

140

120

100

80

70

60

50

40

30

20

10

0

60

40

20

0

200

400

600

800

1000

1200

0

25

50

75

100

125

150

175

200

PLL Frequency(MHz)

Output Frequency(MHz)

No outputs

REF output on

2 outputs on

3 outputs on

9 outputs on

PLL0 ON IDD(mA)

PLL0+PLL1 On IDD(mA)

All Plls ON IDD(mA)

4 outputs on

6 outputs on

8 outputs on

PLL0+PLL1+PLL2 on IDD(mA)

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

18

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

DC Electrical Characteristics for LVDS

Symbol

Parameter

Min

247

Typ

Max

454

-454

50

Unit

V

(+) Differential Output Voltage for the TRUE binary state

(-) Differential Output Voltage for the FALSE binary state

mV

V

OT

V

-247

OT

V

Change in V between Complimentary Output States

OT

V

Output Common Mode Voltage (Offset Voltage)

1.125

1.2

1.375

50

OS

V

Change in V between Complimentary Output States

mV

mA

OS

I

Outputs Short Circuit Current, V

+ or V

- = 0V or V

DD

9

6

24

OS

OUT

I

Differential Outputs Short Circuit Current, V

+ = V -

OUT

12

OSD

OUT

Power Supply Characteristics for LVDS Outputs ¹

Symbol

Parameter

Test Conditions ²

Typ

Max

Unit

I

Quiescent V Power

Supply Current

REF = LOW

Outputs enabled, all outputs unloaded

68

90

mA

µA/MHz

mA

DDQ

DD

I

Dynamic V Power Supply

V

= Max., C = 0pF

30

45

DDD

DD

L

Current per Output

I

Total Power V Supply

F

= 100 MHz, C = 5 pF

86

130

150

190

TOT

DD

REFERENCE CLOCK

L

Current

= 200 MHz, C = 5 pF

100

122

L

= 400 MHz, C = 5 pF

L

Note 1: Output banks 4 and 5 are toggling. Other output banks are powered down.

Note 2: The termination resistors are excluded from these measurements.

DC Electrical Characteristics for LVPECL

Symbol

Parameter

Min

Typ

Max

Unit

V

Output Voltage HIGH, terminated through 50Ω tied to V -2 V

V

-1.2

V -0.9

DD

V

OH

DD

V

Output Voltage LOW, terminated through 50Ω tied to V -2 V

V

-1.95

V -1.61

DD

V

OL

DD

V

Peak-to-Peak Output Voltage Swing

0.55

0.93

SWING

Power Supply Characteristics for LVPECL Outputs ¹

Symbol

Parameter

Test Conditions ²

Typ

Max

Unit

I

Quiescent V Power

Supply Current

REF = LOW

Outputs enabled, all outputs unloaded

86

110

mA

DDQ

DD

I

Dynamic V Power Supply

V

= Max., C = 0pF

35

50

µA/MHz

DDD

DD

L

Current per Output

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

19

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Symbol

Parameter

Test Conditions ²

Typ

120

130

140

Max

180

190

210

Unit

I

Total Power V Supply

F

= 100 MHz, C = 5 pF

mA

TOT

DD

REFERENCE CLOCK

L

Current

= 200 MHz, C = 5 pF

L

= 400 MHz, C = 5 pF

L

Note 1: Output banks 4 and 5 are toggling. Other output banks are powered down.

Note 2: The termination resistors are excluded from these measurements.

DC Electrical Characteristics for HCSL

Symbol

Parameter

Min

660

-150

250

Typ

Max

Unit

V

Output Voltage HIGH

Output Voltage LOW

700

0

850

27

mV

OH

V

OL

Crossing Absolute

Point

350

550

Voltage

Power Supply Characteristics for HCSL Outputs ¹

Symbol

Parameter

Test Conditions ²

Typ

Max

Unit

I

Quiescent V Power

Supply Current

REF = LOW

Outputs enabled, all outputs unloaded

68

90

mA

µA/MHz

mA

DDQ

DD

I

Dynamic V Power Supply

V

= Max., C = 0pF

DD L

30

45

DDD

DD

Current per Output

I

Total Power V Supply

F

= 100 MHz, C = 5 pF

86

130

150

190

TOT

DD

REFERENCE CLOCK

L

Current

= 200 MHz, C = 5 pF

100

122

L

= 400 MHz, C = 5 pF

L

Note 1: Output banks 4 and 5 are toggling. Other output banks are powered down.

Note 2: The termination resistors are excluded from these measurements.

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

20

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

AC Timing Electrical Characteristics

(Spread Spectrum Generation = OFF)

Symbol

Parameter

Test Conditions

Input frequency limit (CLKIN)

Min. Typ. Max. Units

1

f_IN

1

200

100

200

500

MHz

Input Frequency

Input frequency limit (XIN/REF)

Single ended clock output limit (LVTTL)

8

1 / t1

Output Frequency

0.001

Differential cock output limit (LVPECL/

LVDS/HCSL)

f_VCO

f_PFD

f_BW

VCO Frequency

PFD Frequency

Loop Bandwidth

VCO operating frequency range

PFD operating frequency range

100

0.5 ¹

0.01

1200

100

10

MHz

Based on loop filter resistor and capacitor

values

t2

t3

Input Duty Cycle

Duty Cycle for input

40

45

60

55

%

Output Duty Cycle

Measured at V /2, all outputs except

DD

Reference output

Measured at V /2, Reference output

DD

40

60

%

t4 ²

Slew Rate, SLEW[1:0] = 00

Slew Rate, SLEW[1:0] = 01

Slew Rate, SLEW[1:0] = 10

Slew Rate, SLEW[1:0] = 11

Single-ended 3.3V LVCMOS output clock rise

3.5

2.75

2

V/ns

and fall time, 20% to 80% of V

(Output Load = 15 pF)

DD

Single-ended 3.3V LVCMOS output clock rise

and fall time, 20% to 80% of V

(Output Load = 15 pF)

DD

Single-ended 3.3V LVCMOS output clock rise

and fall time, 20% to 80% of V

(Output Load = 15 pF)

DD

Single-ended 3.3V LVCMOS output clock rise

1.25

and fall time, 20% to 80% of V

(Output Load = 15 pF)

DD

t5

Rise Times

Fall Times

Rise Times

Fall Times

Rise Times

Fall Times

LVDS, 20% to 80%

LVDS, 80% to 20%

LVPECL, 20% to 80%

LVPECL, 80% to 20%

600

400

ps

HCSL, From 0.175 V to 0.525 V

HCSL, From 0.525 V to 0.175 V

175

700

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

21

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Symbol

Parameter

Test Conditions

Min. Typ. Max. Units

t7

Clock Jitter

Peak-to-peak period jitter, 1PLL, multiple

output frequencies switching, LVTTL outputs

80

200

60

100

270

80

ps

Peak-to-peak period jitter, all 4 PLLs on,

LVTTL outputs³

Peak-to-peak period jitter, 1PLL, multiple

output frequencies switching, LVPECL, LVDS

or HCSL outputs

Peak-to-peak period jitter, all 4 PLLs on,

LVPECL, LVDS or HCSL outputs

120

160

75

ps

t8

Output Skew

Skew between output to output on the same

bank

t9 ⁴

t10 ⁵

Lock Time

PLL lock time from power-up

PLL lock time from shutdown mode

VIN = V_DD/2 1V

10

75

20

2

ms

Lock Time

K_VCXO

VCXO Gain

Crystal Pullability ⁶

100

ppm/V

ppm

0V < VIN < 3.3V

-100

1.Practical lower frequency is determined by loop filter settings.

2.A slew rate of 2.75V/ns or greater should be selected for output frequencies of 100MHz or higher.

3.Jitter measured with clock outputs of 27 MHz, 48 MHz, 24.576 MHz, 74.25 MHz and 25 MHz.

4.Includes loading the configuration bits from EEPROM to PLL registers. It does not include EEPROM programming/write time.

5.Actual PLL lock time depends on the loop configuration.

6.With a pullable crystal that conforms to IDT’s specifications.

Spread Spectrum Generation Specifications

Symbol

Parameter

Description

Min Typ Max

Unit

MHz

kHz

1

f

Input Frequency Input Frequency Limit

Mod Frequency Modulation Frequency

1

400

IN

f

33

MOD

f

Spread Value

Amount of Spread Value (programmable) - Down Spread

Amount of Spread Value (programmable) - Center Spread

Programmable

%f

OUT

SPREAD

1.Practical lower frequency is determined by loop filter settings.

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

22

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Test Circuits and Conditions

V_DDOx

V_DD

0.1µF

OUTx

CLK_OUT

0.1µF

C_L

GND

Test Circuits for DC Outputs

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

23

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Other Termination Scheme (Block Diagram)

5 pF

CLK_OUT

OUTx

CLK_OUT

5 pF

CLK_OUT

5 pF

GND

LVTTL: 5 pF for each output

LVDS: 100Ω between differential outputs

V_DD-2V

49.9 Ohm

5 pF

33 Ohm

CLK_OUT

OUTx

33 Ohm

GND

CLK_OUT

5 pF

49.9 Ohm

GND

V_DD-2V

LVPECL

HCSL

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

24

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Programming Registers Table

Default

Register

Hex

Bit #

Addr

Description

7

6

5

4

3

2

1

0

Value

Reserved

HW/SW

0x00

0x01

0x02

00

Hardware/Software Mode control

HW/SW - 0=HW, 1=SW

Reserved

OE5

SEL[2:0]

OE1

00

02

SEL[2:0] - selects configuration in

SW mode

SP

OE6

OE4

OE3

OE2

OE0

OEx=Output Power Suspend

function for OUTx (‘1’=OUTx will be

suspended on SD/OE pin. Disable

mode is defined by OEMx bits),

‘0’=outputs enabled and no

association with OE pin (default).

Reserved

SH

0x03

0x04

02

0F

OS*[6:0]

OS*[6:0] - output suspend, active

low. Overwrites OE setting.

Reserved

PLLS*[3:0]

PLLS*[3:0] - PLL Suspend, active

low

SH - shutdown/OE configuration

Reserved

XTCLKSEL

0x05

0x06

04

00

XTCLKSEL - crystal/clock select.

0=Crytal, 1=ICLK

Reserved

XDRV[1:0]

Reserved

Crystal drive finetune

XDRV[1:0] - crystal drive strength

for VCXO

Reserved

GAIN[3:0]

0x07

0x08

0x09

0x0A

0x0B

0x0C

0x0D

0x0E

0x0F

0x10

0x11

0x12

0x13

0x14

0x15

0x16

0x17

0x18

0x19

0x1A

0x1B

0x1C

0x1D

0x1E

0x1F

0x20

0x21

00

10

00

01

00

XTAL[4:0]

OFFSET[3:0]

XTAL[7:0] - crystal cap

VCXO bits

Reserved

CZ0_CFG4

CZ0_CFG5

CZ0_CFG0

CZ0_CFG1

CZ0_CFG2

CZ0_CFG3

Reserved

IP0[2:0]_CFG4

IP0[2:0]_CFG5

IP0[2:0]_CFG0

IP0[2:0]_CFG1

IP0[2:0]_CFG2

IP0[2:0]_CFG3

RZ0[3:0]_CFG4

RZ0[3:0]_CFG5

RZ0[3:0]_CFG0

RZ0[3:0]_CFG1

RZ0[3:0]_CFG2

RZ0[3:0]_CFG3

PLL0 loop parameter

D0[6:0]_CFG0

D0[6:0]_CFG1

D0[6:0]_CFG2

D0[6:0]_CFG3

D0[6:0]_CFG4

D0[6:0]_CFG5

PLL0 input divider and input sel

D0[6:0] - 127 step Ref Div

D0 = 0 means power down.

N0[7:0]_CFG4

N - Feedback Divider

2 - 4095 (values of “0” and “1” are

not allowed) Total feedback with A,

using provided calculation

N0[7:0]_CFG5

N0[7:0]_CFG0

N0[7:0]_CFG1

N0[7:0]_CFG2

N0[7:0]_CFG3

A0[3:0]_CFG0

N0[11:8]_CFG0

N0[11:8]_CFG1

N0[11:8]_CFG2

N0[11:8]_CFG3

N0[11:8]_CFG4

N0[11:8]_CFG5

A0[3:0]_CFG1

A0[3:0]_CFG2

A0[3:0]_CFG3

A0[3:0]_CFG4

A0[3:0]_CFG5

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

25

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Default

Register

Hex

Value

10

Bit #

Addr

Description

7

6

5

4

3

2

1

0

CZ1_CFG4

CZ1_CFG5

CZ1_CFG0

CZ1_CFG1

CZ1_CFG2

CZ1_CFG3

Reserved

IP1[2:0]_CFG4

IP1[2:0]_CFG5

IP1[2:0]_CFG0

IP1[2:0]_CFG1

IP1[2:0]_CFG2

IP1[2:0]_CFG3

RZ1[3:0]_CFG4

RZ1[3:0]_CFG5

RZ1[3:0]_CFG0

RZ1[3:0]_CFG1

RZ1[3:0]_CFG2

RZ1[3:0]_CFG3

0x22

0x23

0x24

0x25

0x26

0x27

0x28

0x29

0x2A

0x2B

0x2C

0x2D

0x2E

0x2F

0x30

0x31

0x32

0x33

0x34

0x35

0x36

0x37

0x38

0x39

0x3A

0x3B

0x3C

0x3D

0x3E

0x3F

0x40

0x41

0x42

0x43

0x44

0x45

0x46

0x47

0x48

0x49

0x4A

0x4B

0x4C

0x4D

0x4E

0x4F

0x50

0x51

0x52

0x53

0x54

PLL1 Loop Parameter

10

D1[6:0]_CFG0

D1[6:0]_CFG1

D1[6:0]_CFG2

D1[6:0]_CFG3

D1[6:0]_CFG4

D1[6:0]_CFG5

00

PLL1 input divider and input sel

D1[6:0] - 127 step Ref Div

D1 = 0 means power down.

00

N1[7:0]_CFG4

01

N - Feedback Divider

2 - 4095 (value of “0” is not allowed)

Total feedback with A, using

provided calculation

N1[7:0]_CFG5

N1[7:0]_CFG0

N1[7:0]_CFG1

N1[7:0]_CFG2

N1[7:0]_CFG3

01

N3[11:8]_CFG0

N1[11:8]_CFG0

N1[11:8]_CFG1

N1[11:8]_CFG2

N1[11:8]_CFG3

N1[11:8]_CFG4

N1[11:8]_CFG5

RZ2[3:0]_CFG4

RZ2[3:0]_CFG5

RZ2[3:0]_CFG0

RZ2[3:0]_CFG1

RZ2[3:0]_CFG2

RZ2[3:0]_CFG3

00

PLL3 Feedback Divider

N3[11:8]_CFG1

N3[11:8]_CFG2

N3[11:8]_CFG3

N3[11:8]_CFG4

N3[11:8]_CFG5

00

CZ2_CFG4

CZ2_CFG5

CZ2_CFG0

CZ2_CFG1

CZ2_CFG2

CZ2_CFG3

Reserved

IP2[2:0]_CFG4

00

PLL2 Loop Parameter

IP2[2:0]_CFG5

IP2[2:0]_CFG0

IP2[2:0]_CFG1

IP2[2:0]_CFG2

IP2[2:0]_CFG3

00

D2[6:0]_CFG0

00

PLL2 Reference Divide and Input

Select

D2[6:0] - 127 step Ref Div

D2 = 0 means power down.

D2[6:0]_CFG1

D2[6:0]_CFG2

D2[6:0]_CFG3

D2[6:0]_CFG4

D2[6:0]_CFG5

00

N2[7:0]_CFG4

01

N2[7:0] - PLL2 Feedback Divider

2 - 4095 (value of “0” is not

allowed).

N2[7:0]_CFG5

N2[7:0]_CFG0

N2[7:0]_CFG1

N2[7:0]_CFG2

N2[7:0]_CFG3

01

(See Addr 0x4C:0x51 for N2[15:8])

01

SSENB_CFG0

SSENB_CFG1

SSENB_CFG2

SSENB_CFG3

SSENB_CFG4

SSENB_CFG5

0

N2[11:8]_CFG0

N2[11:8]_CFG1

N2[11:8]_CFG2

N2[11:8]_CFG3

N2[11:8]_CFG4

N2[11:8]_CFG5

80

IP3[4]_CFG0

IP3[4]_CFG1

IP3[4]_CFG2

IP3[4]_CFG3

IP3[4]_CFG4

IP3[4]_CFG5

N2[11:8] - PLL2 Feedback Divide

PLL3 Spread Spectrum

SSENB - Spread Spectrum Enable

SSENB = 1 means ON

IP3[4:0] - PLL3 Charge Pump

Current.

80

Reserved

00

Reserved

00

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

26

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Default

Bit #

Register

Hex

Value

00

Addr

Description

7

6

5

4

3

2

1

0

Reserved

0x55

0x56

0x57

0x58

0x59

0x5A

0x5B

0x5C

0x5D

0x5E

0x5F

0x60

0x61

0x62

0x63

0x64

0x65

0x66

0x67

0x68

0x69

0x6A

0x6B

0x6C

0x6D

0x6E

0x6F

0x70

0x71

0x72

0x73

0x74

0x75

IP3[3:0]_CFG4

RZ3[3:0]_CFG4

RZ3[3:0]_CFG5

RZ3[3:0]_CFG0

RZ3[3:0]_CFG1

RZ3[3:0]_CFG2

RZ3[3:0]_CFG3

00

PLL3 Loop Parameter

IP3[3:0]_CFG5

IP3[3:0]_CFG0

IP3[3:0]_CFG1

IP3[3:0]_CFG2

IP3[3:0]_CFG3

00

Reserved

D3[6:0]_CFG0

D3[6:0]_CFG1

D3[6:0]_CFG2

D3[6:0]_CFG3

D3[6:0]_CFG4

D3[6:0]_CFG5

03

PLL3 Reference Divide and input

sel

D3[6:0] - 127 step Ref Div

03

D3 = 0 means power down.

03

N3[7:0]_CFG4

0C

00

N - Feedback Divider

12 - 4095 (values of “0” through “11”

are not allowed)

N3[7:0]_CFG5

N3[7:0]_CFG0

N3[7:0]_CFG1

N3[7:0]_CFG2

N3[7:0]_CFG3

SSVCO[7:0]_CFG0

SSVCO[7:0]_CFG1

SSVCO[7:0]_CFG2

SSVCO[7:0]_CFG3

SSVCO[7:0]_CFG4

SSVCO[7:0]_CFG5

SS_D3[7:0]_CFG4

SS_D3[7:0]_CFG5

SS_D3[7:0]_CFG0

SS_D3[7:0]_CFG1

SS_D3[7:0]_CFG2

SS_D3[7:0]_CFG3

Reserved

SSVCO[7:0] - PLL3 Spread

Spectrum Loop Feedback Counter

See Addr 0x80:0x85 for

SSVCO[15:8]

00

SS_D[7:0] - PLL3 Spread Spectrum

Reference Divide

00

01

Reserved

OEM0[1:0]

SLEW0[1:0]

INV0

Reserved

S1

S3

03

Output Controls

S1=1 - OUT1/OUT2 are from

DIV1/DIV2 respectively

S1=0 - Both from DIV2

S3 =1 - OUT3/OUT6 are from

DIV3/DIV6

S3=0 - Both from DIV6

SLEW# - LVTTL only

OEM#–output enable mode

x0 - tristated

01 - park low

11 - park high

OEM0 controls OUT0 only

OEM1[1:0]

SLEW1[1:0]

INV1[1:0]

LVL1[1:0]

0x76

00

Output Controls

LVL1[1:0] - output pair OUT1/OUT2

[00] - LVTTL

[01] - LVDS

[10] - LVPECL

[11] - HCSL

INV1 [CLK1, CLK2]

[0] - normal

[1] - invert clock

OEM1 controls OUT1/OUT2

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

27

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Default

Register

Hex

Bit #

Addr

Description

7

6

5

4

3

2

1

0

Value

SLEW2[1:0]

CMEN3

CMEN1

0x77

00

CMEN# - common mode enable

Set to 1 for LVDS,

Set to 0 for LVTTL, LVPECL, HCSL

OEM3[1:0]

OEM4[1:0]

OEM5[1:0]

SLEW3[1:0]

SLEW4[1:0]

SLEW5[1:0]

SLEW6[1:0]

INV3[1:0]

INV4[1:0]

INV5[1:0]

LVL3[1:0]

0x78

0x79

0x7A

0x7B

0x7C

0x7D

0x7E

0x7F

0x80

0x81

0x82

0x83

0x84

0x85

0x86

0x87

0x88

0x89

0x8A

0x8B

0x8C

0x8D

0x8E

0x8F

0x90

0x91

0x92

0x93

0x94

0x95

0x96

0x97

0x98

0x99

0x9A

0x9B

0x9C

0x9D

0x9E

0x9F

0xA0

0xA1

0xA2

0xA3

0xA4

0xA5

0xA6

00

FF

7F

OEM3 controls OUT3 and OUT6

OEM4 controls OUT4 and OUT4b

OEM5 controls OUT5 and OUT5b

LVL4[1:0]

LVL5[1:0]

CMEN5

CMEN4

Reserved

SSVCO[15:8]_CFG0

SSVCO[15:8]_CFG1

SSVCO[15:8]_CFG2

SSVCO[15:8]_CFG3

SSVCO[15:8]_CFG4

SSVCO[15:8]_CFG5

Reserved

PLL3 Spread Spectrum Feedback

Counter

Reserved

PM1_CFG0

PM1_CFG1

PM1_CFG2

PM1_CFG3

PM1_CFG4

PM1_CFG5

PM2_CFG4

PM2_CFG5

PM2_CFG0

PM2_CFG1

PM2_CFG2

PM2_CFG3

PM3_CFG0

PM3_CFG1

PM3_CFG2

PM3_CFG3

PM3_CFG4

PM3_CFG5

PM4_CFG4

PM4_CFG5

PM4_CFG0

PM4_CFG1

PM4_CFG2

PM4_CFG3

PM5_CFG0

PM5_CFG1

PM5_CFG2

PM5_CFG3

PM5_CFG4

PM5_CFG5

PM6_CFG4

Q1[6:0]_CFG0

Output Divides

for Q<>111111,

PM=0 - Divide by 2

PM=1, (Q+2)*2

Q1[6:0]_CFG1

Q1[6:0]_CFG2

Q1[6:0]_CFG3

Q1[6:0]_CFG4

Q1[6:0]_CFG5

Q2[6:0]_CFG4

Q2[6:0]_CFG5

Q2[6:0]_CFG0

Q2[6:0]_CFG1

Q2[6:0]_CFG2

Q2[6:0]_CFG3

Q3[6:0]_CFG0

Q3[6:0]_CFG1

Q3[6:0]_CFG2

Q3[6:0]_CFG3

Q3[6:0]_CFG4

Q3[6:0]_CFG5

Q4[6:0]_CFG4

Q4[6:0]_CFG5

Q4[6:0]_CFG0

Q4[6:0]_CFG1

Q4[6:0]_CFG2

Q4[6:0]_CFG3

Q5[6:0]_CFG0

Q5[6:0]_CFG1

Q5[6:0]_CFG2

Q5[6:0]_CFG3

Q5[6:0]_CFG4

Q5[6:0]_CFG5

Q6[6:0]_CFG4

for Q=1111111

PM=0, disable the output divider

PM=1, bypass the output divide,

(divide by 1)

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

28

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Default

Bit #

Register

Hex

Value

7F

Addr

Description

7

6

5

4

3

2

1

0

PM6_CFG5

PM6_CFG0

PM6_CFG1

PM6_CFG2

PM6_CFG3

Q6[6:0]_CFG5

Q6[6:0]_CFG0

Q6[6:0]_CFG1

Q6[6:0]_CFG2

Q6[6:0]_CFG3

0xA7

0xA8

0xA9

0xAA

0xAB

0xAC

0xAD

0xAE

0xAF

0xB0

0xB1

0xB2

0xB3

0xB4

0xB5

0xB6

0xB7

0xB8

0xB9

0xBA

0xBB

0xBC

0xBD

0xBE

0xBF

7F

TSSC[3:0]_CFG0

TSSC[3:0]_CFG1

TSSC[3:0]_CFG2

TSSC[3:0]_CFG3

TSSC[3:0]_CFG4

TSSC[3:0]_CFG5

NSSC[3:0]_CFG0

NSSC[3:0]_CFG1

NSSC[3:0]_CFG2

NSSC[3:0]_CFG3

NSSC[3:0]_CFG4

NSSC[3:0]_CFG5

00

PLL0 Spread Spectrum Control

00

DITH_CFG4

DITH_CFG5

DITH_CFG0

DITH_CFG1

DITH_CFG2

DITH_CFG3

X2_CFG4

SSOFFSET[5:0]_CFG4

SSOFFSET[5:0]_CFG5

SSOFFSET[5:0]_CFG0

SSOFFSET[5:0]_CFG1

SSOFFSET[5:0]_CFG2

SSOFFSET[5:0]_CFG3

00

X2_CFG5

X2_CFG0

X2_CFG1

X2_CFG2

X2_CFG3

00

SD1[3:0]_CFG0

SD0[3:0]_CFG0

11

SD1[3:0]_CFG1

SD1[3:0]_CFG2

SD1[3:0]_CFG3

SD1[3:0]_CFG4

SD1[3:0]_CFG5

SD0[3:0]_CFG1

SD0[3:0]_CFG2

SD0[3:0]_CFG3

SD0[3:0]_CFG4

SD0[3:0]_CFG5

SM[1:0]_CFG4

SM[1:0]_CFG5

11

SRC1[1:0]_CFG4

SRC0[1:0]_CFG4

SRC0[1:0]_CFG5

PDPL3_CFG4

PDPL3_CFG5

PRIMSRC_CFG4

PRIMSRC_CFG5

AE

Output Divide Source Selection

SRC1[1:0]_CFG5

PRIMSRC - primary source - crystal

or ICLOCK

0 = crystal/REFIN

1 = CLKIN

SRC1[1:0]_CFG0

SRC0[1:0]_CFG0

PDPL3_CFG0

SM[1:0]_CFG0

PRIMSRC_CFG0

0xC0

AE

SM = switch mode

0x = manual

10 = reserved

11 = auto-revertive

SRC1[1:0]_CFG1

SRC1[1:0]_CFG2

SRC0[1:0]_CFG1

SRC0[1:0]_CFG2

PDPL3_CFG1

PDPL3_CFG2

SM[1:0]_CFG1

SM[1:0]_CFG2

PRIMSRC_CFG1

PRIMSRC_CFG2

0xC1

0xC2

AE

PDPL3 - PLL3 shutdown

0 = normal

1 = shut down

SRC = MUX control bit prior to DIV#

SRC0[1:0]

00 - DIV1

01 - DIV3

10 - Reference input

SRC1[1:0]_CFG3

SRC0[1:0]_CFG3

PDPL3_CFG3

SM[1:0]_CFG3

PRIMSRC_CFG3

SRC1[2]_CFG0

0xC3

0xC4

AE

24

SRC4[0]_CFG

SRC3[2:0]_CFG0

SRC2[2:0]_CFG0

SRC1/SRC2/SRC3..SRC5

000 - DIV1

0

001 - DIV3

SRC4[0]_CFG

1

SRC3[2:0]_CFG1

SRC3[2:0]_CFG2

SRC3[2:0]_CFG3

SRC3[2:0]_CFG4

SRC3[2:0]_CFG5

SRC2[2:0]_CFG1

SRC2[2:0]_CFG2

SRC2[2:0]_CFG3

SRC2[2:0]_CFG4

SRC2[2:0]_CFG5

SRC1[2]_CFG1

SRC1[2]_CFG2

SRC1[2]_CFG3

SRC1[2]_CFG4

SRC1[2]_CFG5

0xC5

0xC6

0xC7

0xC8

0xC9

24

010 - Reference input

011 - Reserved

100 - PLL0

101 - PLL1

110 - PLL2

SRC4[0]_CFG

2

SRC4[0]_CFG

3

111 - PLL3

SRC4[0]_CFG

4

SRC4[0]_CFG

5

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

29

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Default

Bit #

Register

Addr

Description

Hex

Value

49

7

6

5

4

3

2

1

0

SRC6[2:0]_CFG4

SRC6[2:0]_CFG5

SRC6[2:0]_CFG0

SRC6[2:0]_CFG1

SRC6[2:0]_CFG2

SRC6[2:0]_CFG3

SRC5[2:0]_CFG4

SRC5[2:0]_CFG5

SRC5[2:0]_CFG0

SRC5[2:0]_CFG1

SRC5[2:0]_CFG2

SRC5[2:0]_CFG3

SRC4[2:1]_CFG4

SRC4[2:1]_CFG5

SRC4[2:1]_CFG0

SRC4[2:1]_CFG1

SRC4[2:1]_CFG2

SRC4[2:1]_CFG3

0xCA

0xCB

0xCC

0xCD

0xCE

0xCF

SRC6

000 - Reserved

001 - Reserved

010 - Reference input

011 - Reserved

100 - Reserved

101 - PLL1

110 - Reserved

111 - Reserved

Quiet MUX

49

Default Configuration: OUT1 = Reference Clock output, all

other outputs turned off.

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

30

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Marking Diagram (NLG32)

Marking Diagram (PGG28)

28

15

IDT

5V19EE901

NLGI

IDT5V19EE

901PGGI

#YYWW$

14

1

Notes:

1. “#” is the lot number.

2. YYWW is the last two digits of the year and week that the part was assembled.

3. “$” is the assembly mark code.

4. “G” after the two-letter package code designates RoHS compliant package.

5. “I” at the end of part number indicates industrial temperature range.

6. Bottom marking: country of origin if not USA.

Thermal Characteristics 28-pin TSSOP

Parameter

Symbol

Conditions

Min.

Typ. Max. Units

Thermal Resistance Junction to

Ambient

θ

Still air

83

75

61

60

4.5

° C/W

JA

θ

1 m/s air flow

3 m/s air flow

° C/W

JA

θ

JA

Thermal Resistance Junction to Case

θ

JC

Thermal Resistance Junction to Top

of Case

Ψ

Still air

JT

Thermal Characteristics 32-pin VFQFPN

Parameter

Symbol

Conditions

Min.

Typ. Max. Units

Thermal Resistance Junction to

Ambient

θ

Still air

34

29

26

37

° C/W

JA

θ

1 m/s air flow

3 m/s air flow

JA

θ

JA

Thermal Resistance Junction to Case

θ

JC

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

31

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Package Outline and Package Dimensions (28-pin TSSOP, 173 Mil. Narrow Body)

Package dimensions are kept current with JEDEC Publication No. 95, MO-153

Millimeters

Min Max

Inches

28

Symbol

Min

--

Max

A

A1

A2

b

C

D

--

1.20

0.15

1.05

0.30

0.20

9.80

0.047

0.006

0.041

0.012

0.05

0.80

0.19

0.09

9.60

0.002

0.032

0.007

E1

E

INDEX

AREA

0.0035 0.008

0.378 0.386

0.252 BASIC

0.169 0.177

0.0256 Basic

E

E1

e

6.40 BASIC

4.30 4.50

0.65 Basic

1 2

D

L

α

0.45

0°

0.75

8°

0.018

0°

0.030

8°

aaa

--

0.10

--

0.004

A

A2

A1

c

- C -

e

SEATING

PLANE

b

L

aaa C

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

32

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Package Outline and Package Dimensions (32-pin VFQFPN, 0.50mm pitch)

Package dimensions are kept current with JEDEC Publication No. 95

Ordering Information

Part / Order Number

5V19EE901PGGI

5V19EE901PGGI8

5V19EE901NLGI

Marking

Shipping Packaging

Tubes

Package

Temperature

-40 to +85° C

See page 30

28pin TSSOP

32pin VFQFPN

Tape and Reel

Tubes

Tape and Reel

5V19EE901NLGI8

“G” after the two-letter package code are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes

no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No

other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications

such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not

recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT

does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

33

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Revision History

Rev. Originator

Date

Description of Change

-

R.Willner

7/11/08 Advance Information.

11/07/08 Updated text.

A

B

C

D

E

F

11/24/08 Added package drawings and thermal chars for 28-pin TSSOP and 32-pin VFQFPN.

1/29/09 Add PLL3 Spread Spectrum configuration information.

4/06/09 Add HCSL and marking information. Remove VDDO capability. Text update.

5/04/09 Identified VDDX (crystal oscillator power) and AVDD (analog power) on device.

6/04/09 Add default configurations, pull-down resistor values on input pins.

Released Datasheet from Advanced Information.

G

R.Willner

06/10/09 Updates: crystal load specs; “Output Duty Cycle” specs; addresses 0x07, 0x02 and 0xBF

in “Programming Registers” table.

H

J

R.Willner

08/26/09 Correct Theta(JC) and Theta(JA) for 32 VFQFPN package.

10/05/09 Changed IP3[3:0] to IP3[4:0]; updated “Programming Registers Table”.

02/23/10 Updated Recommended Operation Conditions to include Vddx and AVdd parameters.

K

IDT® EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

34

IDT5V19EE901 REV K 022310

IDT5V19EE901

EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR

CLOCK SYNTHESIZER

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015

408-284-8200

Fax: 408-284-2775

For Tech Support

www.idt.com/go/clockhelp

Corporate Headquarters

Integrated Device Technology, Inc.

www.idt.com

Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or

registered trademarks used to identify products or services of their respective owners.

Printed in USA

厂商	型号	描述	页数
YFW	5V100-DO	[ Trench MOS Barrier Schottky Rectifier ]	3 页
YFW	5V100-DO-201AD	[ Trench MOS Barrier Schottky Rectifier ]	3 页
IDT	5V10005DCG	[ Clock Generator, 32MHz, CMOS, PDSO8, 0.150 INCH, ROHS COMPLIANT, SOIC-8 ]	7 页
IDT	5V10005DCG8	[ Clock Generator, 32MHz, CMOS, PDSO8, 0.150 INCH, ROHS COMPLIANT, SOIC-8 ]	7 页
IDT	5V10007PGG	[ Clock Generator, 27MHz, CMOS, PDSO16, 4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, TSSOP-16 ]	8 页
IDT	5V10007PGG8	[ Clock Generator, 27MHz, CMOS, PDSO16, 4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, TSSOP-16 ]	8 页
IDT	5V19EE604NDGI	EEPROM可编程VCXO时钟发生器[ EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR ]	29 页
IDT	5V19EE604NDGI8	EEPROM可编程VCXO时钟发生器[ EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR ]	29 页
IDT	5V19EE901NLGI	EEPROM可编程VCXO时钟发生器[ EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR ]	35 页
IDT	5V19EE901NLGI8	EEPROM可编程VCXO时钟发生器[ EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR ]	35 页