NTMD6N03R2, NVMD6N03R2
POWER MOSFET SWITCHING
Switching behavior is most easily modeled and predicted
The capacitance (Ciss) is read from the capacitance curve at
a voltage corresponding to the off--state condition when
calculating td(on) and is read at a voltage corresponding to
by recognizing that the power MOSFET is charge
controlled. The lengths of various switching intervals (Δt)
are determined by how fast the FET input capacitance can
be charged by current from the generator.
the on--state when calculating td(off)
.
At high switching speeds, parasitic circuit elements
complicate the analysis. The inductance of the MOSFET
source lead, inside the package and in the circuit wiring
which is common to both the drain and gate current paths,
producesavoltageatthesourcewhichreducesthegatedrive
current. The voltage is determined by Ldi/dt, but since di/dt
is a function of drain current, the mathematical solution is
complex. The MOSFET output capacitance also
complicates the mathematics. And finally, MOSFETs have
finite internal gate resistance which effectively adds to the
resistance of the driving source, but the internal resistance
is difficult to measure and, consequently, is not specified.
The resistive switching time variation versus gate
resistance (Figure 9) shows how typical switching
performance is affected by the parasitic circuit elements. If
theparasiticswerenotpresent, the slope of the curveswould
maintain a value of unity regardless of the switching speed.
Thecircuitusedtoobtainthedataisconstructedtominimize
common inductance in the drain and gate circuit loops and
is believed readily achievable with board mounted
components. Most power electronic loads are inductive; the
data in the figure is taken with a resistive load, which
approximates an optimally snubbed inductive load. Power
MOSFETs may be safely operated into an inductive load;
however, snubbing reduces switching losses.
The published capacitance data is difficult to use for
calculating rise and fall because drain--gate capacitance
varies greatly with applied voltage. Accordingly, gate
charge data is used. In most cases, a satisfactory estimate of
average input current (IG(AV)) can be made from a
rudimentary analysis of the drive circuit so that
t = Q/IG(AV)
During the rise and fall time interval when switching a
resistive load, VGS remains virtually constant at a level
known as the plateau voltage, VSGP. Therefore, rise and fall
times may be approximated by the following:
tr = Q2 x RG/(VGG -- V GSP
tf = Q2 x RG/VGSP
)
where
VGG =the gate drive voltage, whichvariesfromzerotoVGG
RG = the gate drive resistance
and Q2 and VGSP are read from the gate charge curve.
During the turn--on and turn--off delay times, gate current is
not constant. The simplest calculation uses appropriate
values from the capacitance curves in a standard equation
for voltage change in an RC network. The equations are:
t
d(on) = RG Ciss In [VGG/(VGG -- V GSP)]
d(off) = RG Ciss In (VGG/VGSP
t
)
1600
C
iss
T = 25C
J
1400
1200
1000
800
C
rss
C
iss
600
400
C
C
oss
200
0
rss
V
= 0 V
V
GS
= 0 V
5
DS
10
5
GS
0
10
15
20
25
V
V
DS
GATE--TO--SOURCE OR DRAIN--TO--SOURCE
VOLTAGE (VOLTS)
Figure 7. Capacitance Variation
http://onsemi.com
4
